


# 5 x 7 Dot Character Chip In Glass VFD

# DN2025E

- ❑ 2 Lines of 20 Characters
- ❑ 5mm High 5 x 7 Dot Matrix Font
- ❑ Chip In Glass Driver IC
- ❑ High Brightness Blue Green Display
- ❑ Low Pinout Count
- ❑ Wide Operating Temperature

This VF glass includes a 96 bit serial shift register, latched driver which connects to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The a.c. filament supply (F1, F2) can be derived from a source of 10KHz to 200KHz. Consult our application notes for further information.




PIN OUT	
Pin	Sig
1	F1
2	F1
3	F1
35	SIN
36	VDD1
37	SOUT
38	LAT
39	BLK
40	CLK
41	VSS
42	VSS
43	VDD2
46	F2
47	F2
48	F2

## ELECTRICAL SPECIFICATION

Parameter	Sym	Min	Typ	Max	Unit	Condition
Logic Voltage	V <sub>DD1</sub>	4.5	5.0	5.5	V	V <sub>SS</sub> =0V
Logic Current	I <sub>DD1</sub>	-	3.0	5.0	mA	V <sub>DD1</sub> =5V
Filament Voltage	E <sub>f</sub>	3.5	3.9	4.3	V <sub>ac</sub>	V <sub>DD2</sub> =0V
Filament Current	I <sub>f</sub>	135.0	150.0	165.0	mA <sub>ac</sub>	V <sub>DD2</sub> =0V
Display Voltage	V <sub>DD2</sub>	30.0	40.0	43.0	V	V <sub>SS</sub> =0V
Display Current	I <sub>DD2</sub>	-	10.0	20.0	mA	V <sub>DD2</sub> =40V
Filament Bias	E <sub>k</sub>	4.0	5.0	6.0	V	V <sub>SS</sub> =0V
Logic High Input	V <sub>IH</sub>	+2.4	-	V <sub>DD1</sub>	V	V <sub>SS</sub> =0V
Logic Low Input	V <sub>IL</sub>	0	-	+0.7	V	V <sub>SS</sub> =0V
Logic High Input	I <sub>IH</sub>	-	-	0.1	μA	V <sub>DD1</sub> =5V
Logic Low Input	I <sub>IL</sub>	-250	-70	-35	μA	V <sub>DD1</sub> =5V

## INTERFACE EXAMPLE



## ENVIRONMENTAL and OPTICAL SPECIFICATION

Parameter	Value
Character Size/Pitch (XxY mm)	2.65 x 4.7/4.0 X 7.2
Dot Size/Pitch (XxY mm)	0.45 x 0.5/0.55 x 0.7
Luminance	700 cd/m <sup>2</sup> Typ
Colour of Illumination	Blue-Green (505nm)
Operating Temperature	-40°C to +85°C
Storage Temperature	-50°C to +85°C
Operating Humidity (non condensing)	5 to 95% @ 25°C

- Optical filters can provide additional colours.
- The power on rise time should be less than 50ms.
- The 20R resistor at the V<sub>DD2</sub> input is required to prevent current surge during switching.
- If scanning of the display stops with V<sub>DD2</sub> applied, the BLK input must be set high to prevent damage to the display

## SHIFT REGISTER ASSIGNMENT


Electrode	Bit Numbers
Grid G1-G20	1-20
Dot A36, A35-A1	59, 62-96
Dot B36, B35-B1	21, 24-58
Not Connected	22,23, 60,61

The interlaced dot anode and grid data is clocked into the shift register in the above 96 bit sequence for each character scanned.


## INTERFACE TIMING

Parameter	Time
CLK Cycle	500ns min
CLK High	200ns min
CLK Low	200ns min
SIN Setup	40ns min
SIN Hold	30ns min
LAT High	300ns min
CLK then LAT	250ns min
BLK Hold	10μs min

## MULTIPLEX TIMING



## POWER SEQUENCE



## CONTACT

**Noritake Sales Office Tel Nos**  
 Nagoya Japan: +81 (0)52-561-9867  
 Canada: +1-416-291-2946  
 Chicago USA: +1-847-439-9020  
 Munchen (D): +49 (0)89-3214-290  
 Itron UK: +44 (0)1493 601144  
 Rest Europe: +49 (0)61-0520-9220  
[www.noritake-itron.com](http://www.noritake-itron.com)

Subject to change without notice.  
 Doc Ref: 00784 Iss:5 30NOV99