

## Project Name : F50IXX

## Platform : Montevina Penryn(CPU)+Cantiga(NB)+ICH9M(SB)+NB9P/M


### PAGE CONTENT

1. INDEX	39. NB9P/M LVDS / TMDS
2. SYSTEM BLOCK DIAGRAM	40. NB9P/M SS / BIOS / HDCP
3. POWER DIAGRAM & SEQUENCE	41. NB9P/M GPIO / THERMAL
4. GPIO & Power Consumption	42. NB9P/M MIOA / MIOB
5. CPU Penryn 1/2	43. NB9P/M STRAP
6. CPU Penryn 2/2	44. NB9P/M CRT / HDMI / LCD CON
7. CLOCK GEN (ICS9LPR365)	45. NB9P/M PXE1.1V/ NVVDD(OZ811)
8. NB HOST/VSS 1/5	46. NB9P/M NVVDD/DECOUPLING CAP
9. NB DDR BUS / GPU / PCIE 2/5	47. e-SATA(JMB360)
10. NB DDR INTERFACE/VSS 3/5	48. USB DAUGHTER BD
11. NB I/O POWER 4/5	49. RA to RB Ver. History
12. NB GFX/VCC/NCTF POWER 5/5	50. RB to RC Ver. History
13. DDR2 SODIMM	
14. NB DVI LEVEL SHIFT(CH7318B)	
15. NB DVI-I CON	
16. ICH9M RTC/SATA/HDA/LPC 1/3	
17. ICH9M SYS/GPIO/PCIE/USB 2/3	
18. ICH9M Power 3/3	
19. PWR SW/IO/INV/CCD/BT CON	
20. SATA HDD&ODD / e-SATA CON	
21. Mini Card / New Card CON	
22. LAN RTL8102E / RTL8111C	
23. IEEE1394A(JMB380)	
24. CPU FAN/HSCRIP CAP/VCORE SENS	
25. EC IT8512 / BIOS / TP CON	
26. DC IN / SYS MEM TERMINATION	
27. CPU CORE (MAX8770)	
28. +3.3VA / +5VA (OZ815)	
29. 1.5VS/1.05VS/1.8VS (OZ8138)	
30. VCC SW/ VIN_SW	
31. BATT IN / CHARGER (OZ8602)	
32. HYBRID SIGNAL SW	
33. HYBRID POWER SW	
34. NB9P/M PCIE INTERFACE	
35. NB9P/M MEMORY INTERFACE	
36. NB9P/M DDR3 32MX32 PART A	
37. NB9P/M DDR3 32MX32 PART C	
38. NB9P/M DACA / DACB / DACC	

### Schematic Version Change History

Release Date	Version	PCB P/N	PCBA P/N	Note
2007/10/19	Rev.A	37GF50000-A0	82GF50000-A0	Initial
2007/12/21	Rev.B	37GF50000-B0	82GF50000-B0	UPDATE
2008/3/7	Rev.C	37GF50000-C0	82GF50000-C0	UPDATE


### Component Identify Color By Project

 F50I0 only	 F50IN0 only
 F50IN5 only	 F50I0/F50IN5
 F50I0/IN0	
 F50IN0/IN5	
 Depend on project (check table)	
 Reserved (verify at A phase)	
 All project	


### SMT Process Identify Mark

\* DIP component


 ELITEGROUP COMPUTER SYSTEMS			
Title		F50IXX	
Size	Document Number	Rev	C
Custom	F50IXX	INDEX	
Date:	Saturday, March 15, 2008	Sheet	1 of 50




## POWER BLOCK DIAGRAM




## System Power On Sequence (spec)



## F50IN0 Power On Sequence B phase(real)



## NB9P/M Power ON/OFF Sequence



ICH9M GPIO	
GPIO00	PM_BM_BUSY#
GPIO01	EC_EXTSMI#
GPIO02	INT_PIRQ#
GPIO03	INT_PIRQF#
GPIO04	INT_PIRQG#
GPIO05	INT_PIRQH#
GPIO06	BIOS_REC
GPIO07	<b>N.C</b> (TACH3)
GPIO08	<b>N.C</b>
GPIO09	<b>N.C</b> (WOL_EN)
GPIO10	<b>N.C</b> (ALERT#)
GPIO11	SMB_ALERT#
GPIO12	LAN_PHYPC
GPIO13	<b>N.C</b> (GLAN_DOCK#)
GPIO14	<b>N.C</b> (NEEDDETECT)
GPIO15	PM_STPPCI#
GPIO17	<b>N.C</b> (TACH0)
GPIO18	<b>N.C</b>
GPIO19	SATA1GP
GPIO21	SATA0GP
GPIO22	<b>N.C</b> (SCLOCK)
GPIO23	LDRQ1#
GPIO24	CRB_SV_DET
GPIO25	PM_STPCPU#
GPIO26	PM_SLP_S4_STATE#
GPIO27	QRT_STATE0
GPIO28	QRT_STATE1
GPIO29	USB_OC#5
GPIO30	USB_OC#6
GPIO31	USB_OC#7
GPIO32	PM_CLKRUN#
GPIO33	HDA_DOCK_EN
GPIO34	<b>N.C</b> (HDA_DOCK_RST)
GPIO35	CLK_SATA_OE#
GPIO36	SATA2GP
GPIO37	SATA3GP
GPIO38	ODD_DET
GPIO39	ICH_GPIO39
GPIO40	USB_OC#1
GPIO41	USB_OC#2
GPIO42	USB_OC#3
GPIO43	USB_OC#4
GPIO48	MFG_MODE
GPIO49	H_PWRGD
GPIO50	PCI_REQ#1
GPIO51	PCI_GNT#1
GPIO52	PCI_REQ#2
GPIO53	PCI_GNT#2
GPIO54	PCI_REQ#3
GPIO55	PCI_GNT#3

ITE8512E GPIO	
GPA0	PM_RSMRST#
GPA1	SUSPEND_LED
GPA2	SILENT_LED
GPA3	RF_LED
GPA4	CAPS_LED
GPA5	NUM_LED
GPA6	SCROLL/3G_LED
GPA7	EXTTS#0
GPB0	PM_SLP_S4#
GPB1	PM_SLP_S3#
GPB2	CMI_TX
GPB3	SMB_CLK0
GPB4	SMB_DAT0
GPB5	H_A20GATE
GPB6	H_RCIN#
GPB7	QRT_STATE
GPC0	CMI_RX
GPC1	SMB_CLK1
GPC2	SMB_DAT1
GPC3	KEY_OUT16
GPC4	RF_SW#
GPC5	KEY_OUT17
GPC6	BTL_BEEP
GPC7	SILENT#
GPD0	EC_PREST#
GPD1	PWRBTN#
GPD2	MUTE
GPD3	EC_EXTSMI#
GPD4	<b>N.C</b>
GPD5	SMP1_EN#
GPD6	CHG_ON
GPD7	LCDSW
GPE0	PWRSW
GPE1	SET_V
GPE2	PWROK
GPE3	BT_ON
GPE4	LID#
GPE5	CPPE#
GPE6	FAN_SPD#
GPE7	PCI_RST#
GPF0	EC_CPU_200MHz
GPF1	<b>N.C</b>
GPF2	CHG_G_LED
GPF3	CHG_R_LED
GPF4	TP_CLK
GPF5	TP_DATA
GPF6	<b>N.C</b>
GPF7	<b>N.C</b>
GPG0	SB_RTCRST
GPG1	EC_WDOG OK
GPG2	FLFRAME#
GPG6	MPWORK
GPH0	+1.8V_ON
GPH1	+1.8V_DDR_ON
GPH2	VCORE_ON
GPH3	+3.3VVS_ON
GPH4	+5V_ON
GPH5	+1.05VVS_ON
GPH6	+1.5VVS_ON

ITE8512E GPIO	
GPI0	BATT_TEMP
GPI1	ADAPTOR_I
GPI2	ADAP_IN
GPI3	BAT_CHG_I
GPI4	BAT_I
GPI5	<b>CPU_PWR</b>
GPI6	DDR2_TEMP
GPI7	VGA_TEMP
GPJ0	EC_BRGHT
GPJ1	CHG_I
GPJ2	FAN_CTRL0
GPJ3	BROWSER#
GPJ4	MAIL#
GPJ5	PM_THROTTLING#

Penryn CPU				
	CPU CORE (V)	ICC (A)	W	TEMP (°C)
IMVP-6+	1.25	44.0	46.2	

Cantiga			
VCC	ICC (mA)	W	TEMP (°C)
+3.3V	262	0.87	105
+1.8VS	3178	5.73	
+1.5V	86	0.129	
+1.05	14688.52	15.43	

ICH9M			
VCC	ICC (mA)	mW	TEMP (°C)
+5V	2	10	70
+5VS	2	10	
+3.3V	347	1145.1	
+3.3VS	212	699.6	
+1.5V	1988	2982	
+1.05V	1634	1715.7	

ITE8512E			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3V	100	330	70

CLOCK GENERATOR ICS9LPR365			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3V	250	825	70





ALC888			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3V(DVDD)	40	132	70
+5V(AVDD)	51	255	

APA2068			
VCC	ICC (mA)	mW	TEMP (°C)
+5V	20	100	85



ADM1032			
VCC	ICC	mW	TEMP (°C)
+3.3V	170uA	0.56	150

RTL8111C			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3VS	103	339.9	70
+1.8VS	198	356.4	
+1.5VS	367	550.5	

JMB360			
VCC	ICC (mA)	mW	TEMP (°C)
+3.3V	TBD		70
+1.8V	TBD		






FSB	BSEL	BSEL2	BSEL1	BSEL0	MHZ
FSB667	0	1	1	1	166
FSB800	0	1	0	0	200
FSB1066	0	0	0	0	266




IC	SETTING	R32	R34	R41
EMC1402		0R	0R	@100K *
ADT7421		100R_1	100R_1	@100K
LM95245		0R	0R	100K


Input	Output
PIN1	PIN4
H	H
L	L
X	L

	F5010	F5010	F5015
R1305	mount	option	
U51	option		mount





**Reserved FOR EMI**








CLK REQ	From	O/P
A	ICH_SATA	SRC2
B	MCH_CLK	SRC4
H	GLAN	SRC10
G	MINICARD1	SRC9






**Bsel [0..2] VIH = 0.7V VIL = 0.3V**

FSB	BSEL	BSEL2	BSEL1	BSEL0	CPU MHZ	PCI MHZ	PCI-E MHZ
FSB667	0	1	1	1	166		
FSB800	0	1	0	0	200	33	100
FSB1066	0	0	0	0	266		

$C_e = 2 * CL - (C_s + C_i)$   
 CL = Crystal Load Cap = 20P  
 C<sub>i</sub> = IC internal Cap = 5P  
 C<sub>s</sub> = 2P  
 C<sub>e</sub> = Crystal external Cap = 33P



**\*Need reserved space for 72Pin CLOCK GEN\***







**ELITEGROUP COMPUTER SYSTEMS**


**F50IXX**

**CLOCK GEN**


Date: Saturday, March 15, 2008 Sheet 7 of 50



HOST












For MEN bus throttling





MCH_BSEL2	MCH_BSEL1	MCH_BSEL0	FSB
0	0	0	1066
0	1	0	800
0	1	1	667

Reserve for NB THRMTRIP# (O/D Vccp)




Function	CFG12	CFG13	CFG14	CFG15	CFG16	CFG17	CFG18	CFG19
SDVO_CTRLDATA	0	1	0	0	0	0	0	0
FSB000	0	1	0	0	0	0	0	0
DDPC_CTRLDATA	0	1	0	0	0	0	0	0
L_DDC_DATA	0	1	0	0	0	0	0	0













	F50I10	F50INO/IN5
C148,C158,C197,C210	.1U-16-04Y-Z	0-04



<b>F50I1X</b>		
Title Custom	Document Number <b>F50I1X</b>	Rev C
Date: Saturday, March 15, 2008		Sheet 11 of 50








TRIM	Output Current
0	Default *
1	+10%

### CH7318B(A)



DDC_EN	Passgate
L	Disable
H	Enable




TMDS_EN#	In_Dx	TMDS_OUTx
H	High-Z	High-Z
L	50ohm Termination	Level shifting mode enabled

	NB_DVI_DAT	NB_DVI_CLK	FUNCTION
CH7318 *	2.2K pull up	2.2K pull up	
PS8101	47K pull up	47K pull up	DDCBUF_EN = LOW : DDC Passive Buffer (default)
	1.5K pull up	1.5K pull up	DDCBUF_EN = HIGH : DDC Active Buffer

Pin	CH7318B *	PS8101
3	10K pull down	4.7K pull up
4		4.7K pull up
6	1.2K_1	499R_1
10		NC
28	2.2K pull up	1.5K pull up
29	2.2K pull up	1.5K pull up
32	20K pull down	4.7K pull up
34	NC	4.7K pull up
35	10K pull down	4.7K pull up
13,14	Mount R210,C345	Option R210,C345
16,17	Mount R209,C344	Option R209,C344
19,20	Mount R206,C343	Option R206,C343
22,23	Mount R203,C342	Option R203,C342


Location	CH7318A	CH7318B *
Q6	Mount	Option
R208	Mount	Option
R1402	Option	Mount

HPDEN	HPD_SOURCE
0	Non-inverting output
1	Inverting output(Open drain) *



<b>F50IXX</b>		
Title	<b>F50IXX</b>	
Size B	Document Number	Rev C
Date:	<b>NB DVI-I CON</b>	
Saturday, March 15, 2008	Sheet 15	of 50


### RTC Circuitry



SM_INTRUDER#	0 = Disable Internal 1.5Vs LDO
	1 = Enable Internal 1.5Vs LDO *

ICH9M Internal VR Enable Strap (Internal VR for VccSus1_05, VccSus1_5 and VccCL1_5)	
	0 = Internal VR Disabled
	1 = Internal VR Enabled *

ICH9-M LAN100_SLP Strap (Internal VR for VccLAN1_05 and VccCL1_05)	
	0 = Internal VR Disabled
	1 = Internal VR Enabled *



SATA Port	Location
SATA0	Main HDD
SATA1	SATA ODD
SATA4	2nd HDD
SATA5	e-SATA

**ELITEGROUP COMPUTER SYSTEMS**

**F501XX**







Title: \_\_\_\_\_

Size: \_\_\_\_\_ Document Number: **F501XX** Rev: **C**



Date: Saturday, March 15, 2008 Sheet: 16 of 50



As Test Point



Sample on PWRCK rise edge  
 01 = SPI  
 10 = PCI  
 11 = LPC  
 (Internal PU)  
 Strap SPKR 1: Normal 0: No Reboot Mode





Resume Power GPIO [8:10] [12:15] [25:28]

PCI LANE	Location
PCI E 1	CN18 (NEW CARD1)
PCI E 2	CN16 (MiniCARD1)
PCI E 3	CN17 (MiniCARD2)
PCI E 4	U18 (LAN)
PCI E 5	U10 (1394)
PCI E 6	CN15 (e-SATA)


  

USB	Location
USB 0	CN6 (USB)
USB 1	CN1 (USB)
USB 2	CN17 (CARD)
USB 3	CN5 (WEBCAM)
USB 4	CN5 (BLUE TOOTH)
USB 5	CN16 (MiniCARD1)
USB 6	CN17 (MiniCARD2)
USB 7	CN18 (NEW CARD)
USB 8	CN15 (USB)
USB 9	CN6 (Wireless USB)






# LED CON




# USB CON




LID#		WUSB/BT_ON#	
0	ON	0	ON
1	OFF	1	OFF

# D/A MIC CON




PROJECT	F50I0	F50I0/IN5
MIC TYPE	Analog MIC	Digital MIC
Pin 1	INTMIC_R-	DMIC_DATA
PIN 2	INTMIC_L-	DMIC_CLK +3.3V
PIN 3	INTMIC_R+	DMIC_CLK
PIN 4	INTMIC_L+	DMIC_GND


# SW / MMB CON



Resistor Option	
F50I0/INO	R382, R385, R387
F50IN5	R388, R389, R390, R391




# WEBCAM CON




WEBCAM_ON	
1	ON
0	OFF

# BLUETOOTH CON




WUSB/BT_ON#	
0	ON
1	OFF


# INVERTER



# Audio CON





# PWR SW





ELITEGROUP COMPUTER SYSTEMS			
F50IXX			
File	Document Number	Rev C	
Site	Custom	PWR SW/IO/INV/WEBCAM/BT CON	
Date:	Saturday, March 15, 2008	Sheet	19 of 50



# MASTER HDD CON




# SATA ODD CON



# 2ND HDD CON RESERVED FOR 17" 2ND HDD



# e-SATA CON





+1.9V\_ON# → +1.9V\_ON# 47

<b>ELITEGROUP COMPUTER SYSTEMS</b>			
<b>F501XX</b>			
Title	SATA HDD&ODD / e-SATA CON		
Size Custom	Document Number	Rev C	
Date:	F501XX	Saturday, March 15, 2008	Sheet 20 of 50


# MINI CARD CON

Intel PRO/Wireless 2100 LAN


PIN11	LED_WLAN_LINK	H(3.3V) Low(OV)	Solid ON 1 flashy,3 sec LED OFF	Associated AP Not Associated with an AP Power OFF or RF_Kill active
PIN12	LED_WLAN_ACT	H(3.3V) Low(OV)	Rapid Blinking Slow Blinking LED OFF	Passing data traffic to AP Beacon traffic to AP Power OFF or not active or RF_Kill active
PIN13	HW_RadioXMIT_OFF#	H(3.3V) Low(OV)	Enable Disable	Radio transmitter is ON Radio transmitter turn off





## FOR Wireless LAN




## FOR ROBSON







# NEW CARD SOCKET






8101E	8102E	8111C
B95	BD-QT1608RL060	BD-QT1608RL060
B80	BD-QT1608RL060	BD-QT1608RL120HC

	F50I0/IN0	F50IN5
U8	8101E	8102E
R1186	2K-1.04	2.49K-1.04
	8111C	2.49K-1.04








Project	F50I0/IN0 (10/100 LAN)	F50IN5 (Giga LAN)
LT1	XMER-TST1284A	XMER-GST5009



**Power Consumption Chart**

	RTL8101E	RTL8102E	RTL8111C
+3.3VS_LAN	3.3V	5mA	3.3V
1.8A/1.2A	1.8V	175mA	1.2V
1.5/1.2	1.5V	72mA	1.2V



	H	L
MDIO7	On-board *	Add-in card
MDIO12	CR1_PCTLN high active	CR1_PCTLN low active
MDIO14	CR1_LEDN high active	CR1_LEDN low active

MDIO12 is no use in MP version IC


**ELITEGROUP COMPUTER SYSTEMS**

Title: **F50IXX**


Size Custom: Document Number **IEEE1394A** Rev C

Date: Saturday, March 15, 2008 Sheet 23 of 50


# CPU FAN CONTROL



# High speed current return path Capacitor










# CPU POWER MONITOR




<b>ELITEGROUP COMPUTER SYSTEMS</b>		
<b>F50IXX</b>		
Size Custom	Document Number F50IXX	Rev C
Date:	Saturday, March 15, 2008	Sheet 24 of 50






FSB	BSEL	EC_BSEL2	EC_BSEL1	EC_BSEL0	MHZ
FSB667		X	0	0	166
FSB800		X	0	1	200
FSB1066		X	1	1	266




PROJECT	F50I10	F50IN0	F50IN5
Adaptor	65W	90W	120W
Rsense	33m Ohm	25m Ohm	18m Ohm
Stop Charger	60W	80W	110W

### DC IN




### MA43



- 10,13 MBA\_A[14:0]
- 10,13 MAA\_A[14:0]
- 10,13 MB\_BA[2:0]
- 10,13 MA\_BA[2:0]

### DDR Termination




**ECS ELITEGROUP COMPUTER SYSTEMS**

Title: **F50IXX**

Size: F50IXX Document Number: DC IN / SYS MEM TERMINATION Rev C

Customer: F50IXX

Date: Saturday, March 15, 2008 Sheet 26 of 50



LX1/LX2 Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.

Sense lines are 18 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.


Use differential routing away from switch nodes 8770LX1 and 8770LX2

distribute evenly between N side and S side, preferably on secondary side.

VID TABLE

6	5	4	3	2	1	0	Vcore	Status
0	0	1	0	0	0	1	1.2875	Yonah(HFM)
0	0	1	1	0	0	0	1.2000	Boot Vout
0	0	1	1	1	0	0	1.1500	Merom(HFM)
0	1	1	0	1	0	1	0.8375	Y&M(LFM)
0	1	1	1	0	1	1	0.7625	Y&M(Deeper Sleep)
1	1	1	1	1	1	1	0.0000	Shut down



+3V/+5V_ON Voltage	Mode
<0.4V	OFF
>0.4V	PWM
>2.1V	SKIP







3.3V / 6A

5V / 6A

R112	F501I0	F501N0/IN5
	100K-1-04	20K-1-04





Project	F5010	F5010/INS
R695	57.6K-1-04	
R708	200K-1-04	62K-1-04
C797	4700P	8.2N-25-04X-K
C776		8.2N-25-04X-K
OCV	14A	21A










CPU IVCCA=130mA  
 NB=35.66mA  
 SB=219mA  
 Mini Cardview card =1000mA

$$V_{out} = 0.8V \cdot [1 + (R1/R2)]$$


**ELITEGROUP COMPUTER SYSTEMS**

Title: **F501XX**

Size: Custom  
 Document Number: **1.5VS/1.05VS/1.8VS**  
 Date: Saturday, March 15, 2008  
 Sheet: 29 of 50



# CHARGER



SET_V		Vch = Nx(4.1 + Vset/10)
H	16.84V (4CELL)	N=Cell (pin2=high ->4, low ->3)
L	12.71V (3CELL)	

SET_V		For Q77,R754 mount
L	16.84V (4CELL)	
H	12.71V (3CELL)	



CHG_I	Ich	CHARGER CURRENT = V(CHG_I)/(Rch*30)
3.36V	2.8A	
3V	2.5A	
2.4V	2A	
1.2V	1A	
0.48V	0.4A	
0.3V	0.25A	

CHG_ON	
L	CHARGER ON
H	CHARGER OFF









ADAPTOR_I					
F50I10		F50I10		F50I15	
Voltage	W	Voltage	W	Voltage	W
330mV	20W	250mV	20W	180mV	20W
660mV	40W	500mV	40W	360mV	40W
990mV	60W	750mV	60W	540mV	60W
1.32V	80W	1V	80W	720mV	80W
X	X	1.25V	100W	900mV	100W
X	X	X	X	1.08V	120W

Vichg = RAD1\*Irsense\*10







# BATTERY CON




ELITEGROUP COMPUTER SYSTEMS			
F50IXX			
BATT IN / CHARGER			
Size	Document Number	Rev	
Custom	F50IXX	C	
Date:	Saturday, March 15, 2008	Sheet	31 of 50




SEL	Function
L	AN to NB1
H	AN to NB2




EN#	S	ON SW
H	X	Disable
L	L	IA0,IB0,IC0,ID0
L	H	IA1,IB1,IC1,ID1












# NB9P/M Poewr ON/OFF Sequence





Title			
<b>F50IXX</b>			
Size	Document Number	Rev	
B	F50IXX	C	
Date:	Saturday, March 15, 2008	Sheet	33 of 50



Input		Output
PIN1	PIN2	PIN4
H	H	H
L	X	L
X	L	L









Value	0.31	30.63
FBVDD	R877	475-1-04
FBVDDQ	R878	549-1-04
FBVDDQ2	R879	549-1-04
FBVDDQ3	R880	549-1-04
FBVDDQ4	R881	549-1-04
FBVDDQ5	R882	549-1-04
FBVDDQ6	R883	243-1-04
FBVDDQ7	R884	549-1-04
FBVDDQ8	R885	549-1-04
FBVDDQ9	R886	243-1-04
FBVDDQ10	R887	549-1-04
FBVDDQ11	R888	549-1-04
FBVDDQ12	R889	549-1-04
FBVDDQ13	R890	549-1-04
FBVDDQ14	R891	549-1-04
FBVDDQ15	R892	549-1-04
FBVDDQ16	R893	549-1-04
FBVDDQ17	R894	549-1-04
FBVDDQ18	R895	549-1-04
FBVDDQ19	R896	549-1-04
FBVDDQ20	R897	549-1-04
FBVDDQ21	R898	549-1-04
FBVDDQ22	R899	549-1-04
FBVDDQ23	R900	549-1-04
FBVDDQ24	R901	549-1-04
FBVDDQ25	R902	549-1-04
FBVDDQ26	R903	549-1-04
FBVDDQ27	R904	549-1-04
FBVDDQ28	R905	549-1-04
FBVDDQ29	R906	549-1-04
FBVDDQ30	R907	549-1-04
FBVDDQ31	R908	549-1-04
FBVDDQ32	R909	549-1-04
FBVDDQ33	R910	549-1-04
FBVDDQ34	R911	549-1-04
FBVDDQ35	R912	549-1-04
FBVDDQ36	R913	549-1-04
FBVDDQ37	R914	549-1-04
FBVDDQ38	R915	549-1-04
FBVDDQ39	R916	549-1-04
FBVDDQ40	R917	549-1-04
FBVDDQ41	R918	549-1-04
FBVDDQ42	R919	549-1-04
FBVDDQ43	R920	549-1-04
FBVDDQ44	R921	549-1-04
FBVDDQ45	R922	549-1-04
FBVDDQ46	R923	549-1-04
FBVDDQ47	R924	549-1-04
FBVDDQ48	R925	549-1-04
FBVDDQ49	R926	549-1-04
FBVDDQ50	R927	549-1-04
FBVDDQ51	R928	549-1-04
FBVDDQ52	R929	549-1-04
FBVDDQ53	R930	549-1-04
FBVDDQ54	R931	549-1-04
FBVDDQ55	R932	549-1-04
FBVDDQ56	R933	549-1-04
FBVDDQ57	R934	549-1-04
FBVDDQ58	R935	549-1-04
FBVDDQ59	R936	549-1-04
FBVDDQ60	R937	549-1-04
FBVDDQ61	R938	549-1-04
FBVDDQ62	R939	549-1-04
FBVDDQ63	R940	549-1-04
FBVDDQ64	R941	549-1-04
FBVDDQ65	R942	549-1-04
FBVDDQ66	R943	549-1-04
FBVDDQ67	R944	549-1-04
FBVDDQ68	R945	549-1-04
FBVDDQ69	R946	549-1-04
FBVDDQ70	R947	549-1-04
FBVDDQ71	R948	549-1-04
FBVDDQ72	R949	549-1-04
FBVDDQ73	R950	549-1-04
FBVDDQ74	R951	549-1-04
FBVDDQ75	R952	549-1-04
FBVDDQ76	R953	549-1-04
FBVDDQ77	R954	549-1-04
FBVDDQ78	R955	549-1-04
FBVDDQ79	R956	549-1-04
FBVDDQ80	R957	549-1-04
FBVDDQ81	R958	549-1-04
FBVDDQ82	R959	549-1-04
FBVDDQ83	R960	549-1-04
FBVDDQ84	R961	549-1-04
FBVDDQ85	R962	549-1-04
FBVDDQ86	R963	549-1-04
FBVDDQ87	R964	549-1-04
FBVDDQ88	R965	549-1-04
FBVDDQ89	R966	549-1-04
FBVDDQ90	R967	549-1-04
FBVDDQ91	R968	549-1-04
FBVDDQ92	R969	549-1-04
FBVDDQ93	R970	549-1-04
FBVDDQ94	R971	549-1-04
FBVDDQ95	R972	549-1-04
FBVDDQ96	R973	549-1-04
FBVDDQ97	R974	549-1-04
FBVDDQ98	R975	549-1-04
FBVDDQ99	R976	549-1-04
FBVDDQ100	R977	549-1-04
FBVDDQ101	R978	549-1-04
FBVDDQ102	R979	549-1-04
FBVDDQ103	R980	549-1-04
FBVDDQ104	R981	549-1-04
FBVDDQ105	R982	549-1-04
FBVDDQ106	R983	549-1-04
FBVDDQ107	R984	549-1-04
FBVDDQ108	R985	549-1-04
FBVDDQ109	R986	549-1-04
FBVDDQ110	R987	549-1-04
FBVDDQ111	R988	549-1-04
FBVDDQ112	R989	549-1-04
FBVDDQ113	R990	549-1-04
FBVDDQ114	R991	549-1-04
FBVDDQ115	R992	549-1-04
FBVDDQ116	R993	549-1-04
FBVDDQ117	R994	549-1-04
FBVDDQ118	R995	549-1-04
FBVDDQ119	R996	549-1-04
FBVDDQ120	R997	549-1-04
FBVDDQ121	R998	549-1-04
FBVDDQ122	R999	549-1-04
FBVDDQ123	R1000	549-1-04



32M0	32M1	32M2	32M3	32M4	32M5	32M6	32M7	32M8	32M9	32M10	32M11	32M12	32M13
M0-A	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13
M0-B	A14	A15	A16	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26
M0-C	A27	A28	A29	A30	A31	A32	A33	A34	A35	A36	A37	A38	A39
M0-A	A40	A41	A42	A43	A44	A45	A46	A47	A48	A49	A50	A51	A52
M0-B	A53	A54	A55	A56	A57	A58	A59	A60	A61	A62	A63	A64	A65
M0-C	A66	A67	A68	A69	A70	A71	A72	A73	A74	A75	A76	A77	A78
M0-A	A79	A80	A81	A82	A83	A84	A85	A86	A87	A88	A89	A90	A91
M0-B	A92	A93	A94	A95	A96	A97	A98	A99	A100	A101	A102	A103	A104
M0-C	A105	A106	A107	A108	A109	A110	A111	A112	A113	A114	A115	A116	A117
M0-A	A118	A119	A120	A121	A122	A123	A124	A125	A126	A127	A128	A129	A130
M0-B	A131	A132	A133	A134	A135	A136	A137	A138	A139	A140	A141	A142	A143
M0-C	A144	A145	A146	A147	A148	A149	A150	A151	A152	A153	A154	A155	A156





## FBA MEMORY DECOUPLING


















**FBC MEMORY DECOUPLING**









<b>File</b> <b>F50IXX</b>		
<b>Size</b> Custom	<b>Document Number</b> <b>F50IXX</b>	<b>Rev</b> C
<b>Date:</b> Saturday, March 15, 2008 <b>Sheet</b> 39 <b>of</b> 50		




**EXTERNAL SPREAD SPECTRUM**




**BIOS ROM**



**HDCP ROM**








# GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NV_VDD VID0
6	OUT	N/A	NV_VDD VID1
7	OUT	N/A	FB_VDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL

## GPU THERMAL SENSOR




**ELITEGROUP COMPUTER SYSTEMS**

Title: **F501XX**


Size: Custom Document Number: **NB9P/M GPIO / THERMAL** Rev: C


Date: Saturday, March 15, 2008 Sheet: 41 of 50

# MIOA



# MIOB








NB9M-GS/NB9P-GS  
 (GDDR3: Qimonda 16Mx32)  
 Strap[0] --> pull up 45K ohm 1% to +3VS  
 Strap[1] --> pull down 10K ohm 1% to GND  
 Strap[2] --> pull up 10K ohm 1% to +3VS  
 ROM\_SCLK --> pull down 35K ohm 1% to GND  
 ROM\_SI --> pull down 10K ohm 1% to GND  
 ROM\_SO --> pull up 5K ohm 1% to +3VS  
 (GDDR3: Hynix 16Mx32)  
 Strap[0] --> pull up 45K ohm 1% to +3VS  
 Strap[1] --> pull down 10K ohm 1% to GND  
 Strap[2] --> pull up 10K ohm 1% to +3VS  
 ROM\_SCLK --> pull down 35K ohm 1% to GND  
 ROM\_SI --> pull down 15K ohm 1% to GND  
 ROM\_SO --> pull up 5K ohm 1% to +3VS  
 (GDDR3: Samsung 16Mx32)  
 Strap[0] --> pull up 45K ohm 1% to +3VS  
 Strap[1] --> pull down 10K ohm 1% to GND  
 Strap[2] --> pull up 10K ohm 1% to +3VS  
 ROM\_SCLK --> pull down 35K ohm 1% to GND  
 ROM\_SI --> pull down 20K ohm 1% to GND  
 ROM\_SO --> pull up 5K ohm 1% to +3VS

Signal	Bit 3	Bit 2	Bit 1	Bit 0
GPU_ROM_SO	1	0	0	1
GPU_ROM_SCLK	?	1	1	1
GPU_ROM_SI	0	0	0	1
STRAP2	1	0	0	1
STRAP1	0	0	0	1
STRAP0	1	1	1	1

Memory HW Strap						
RAM_CFG[3:0]	Chip Config	FB Bus Width for NB9x	Definitions			GPU_ROM_SI
			Manufacturer	P/N	Speed (MHz)	
0001	16Mx32 DDR3	128/64-bit	Qimonda	K4J52324QE-BC14	700	10K_1 pull down
0010				HYB18H512321BF-12	800	
0011			Hynix	HY5RS123235BFP-11	900	15K_1 pull down
0101	32Mx32 DDR3	128/64-bit	Qimonda	HYB18H1G321AF-14	700	30K_1 pull down
0110				HYB18H1G321AF-11	900	
0111			Hynix		700	35K_1 pull down
			Samsung	K4J10324QD-BC14	700	45K_1 pull down

**ECS ELITEGROUP COMPUTER SYSTEMS**  
 Title: **F50IXX**  
 Size Custom Document Number: **NB9P/M STRAP** Rev C  
 Date: Saturday, March 15, 2008 Sheet 43 of 50








OCP 26A  
1.1V 20A

ITEM	NB9M-GS			NB9P-GS		
	Performance	Balance	Max Bat	Performance	Balance	Max Bat
VGA_PWRCNTL0	L	L	L	H	H	H
VGA_PWRCNTL1	L	L	H	L	L	H
VOLTAGE	1.17V	1.17V	0.95V	1.05V	1.05V	0.9V
E/M CLOCK	AC	580/700	580/700	275/300	500/800	500/800
	(With Loading)	DC	580/700	580/700	275/300	500/800
E/M CLOCK (Idle)	AC/DC	169/100				

File: <b>F50IXX</b>		
Size	Document Number	Rev
Custom	<b>NB9P/M NVDD / PCIE 1.1V</b>	C
Date:	Saturday, March 15, 2008	Sheet 45 of 50




**ELITEGROUP COMPUTER SYSTEMS**


Title: **F50IXX**

Size: Custom	Document Number: <b>NB9P/M NVVDD/DECOUPLING CAP</b>	Rev: C
Date: Saturday, March 15, 2008	Sheet: 1	46 of 50


Close to pin 32,44




Close to pin 16



Close to pin 1,33,41







Close to pin 9,21,27










GPIO0 clock type of PCI Express  
 0: 25MHz oscillator  
 1: 100MHz differential clock from PCI Express Finger\*  
 GPIO1 clock source of SATA II  
 0: from internal clock source  
 1: from ASXIN & ASXOUT\*  
 GPIO2 control interface to access internal debug registers  
 0: SMBus I/F \*  
 1: Reserved for debugging  
 GPIO3 select SMBus ID address  
 0: 8'h44\*  
 1: 8'h4A

Close to pin 4





ELITEGROUP COMPUTER SYSTEMS		
Title <b>F501XX</b>		
Size Custom	Document Number <b>F501XX</b>	Rev C
Date: Saturday, March 15, 2008	Sheet 47 of 50	



U_WUSB/BT_ON#	
0	ON
1	OFF

CHECK ACTIVE H or L?



PCB P/N : 35GEF5000-C0  
PCBA P/N : 80GEF5000-C0

ELITEGROUP COMPUTER SYSTEMS			
Title		F50IXX	
Size	Document Number	USB BD	
B	F50IXX	Rev C	
Date:	Saturday, March 15, 2008	Sheet	48 of 50





Symbol	Modify Item	Modify Reason	Page	Note
MB1	Change R82 from @L3M-24 to @L3M-24 Change C148 from -1U-16-04Y-Z to @-1U-10-04X-K Change R193 from @S-04 to S-04	Change path to SB for ICHM control CLK_PWOD timing change	7	
MB2	Change power plane from P94 to P95	Solve power LED double flash issue when Press power button to power on	19	
MB3	Del NE_R_NIB_3_NIB_8 net name	Net error	18	
MB4	Optimize power plane P95	PCB rule schematic	17	
MB5	LC Control footprint to P2P202121 package	Footprint error	20	
MB6	Add R1397 and change L38 to F50N3 only	For M1 request	22	
MB7	Del P2P21	For P2P21	21	
MB7	Change U9 to F50N3 only	For B1023 feature	22	
MB8	Change C1342,C1397 from 100P50-04X-K to 100P50-04X-K	Bom error	27	
MB9	Change C1402 from 22W-16-04X-K to 22022W-04Y-Z	Bom error	31	
MB10	Change R1318,R1319,R1321,R1324,R1325,R1326,R1327 Add RNY1,RN19,RN20 Del RY148	For F50N3 function	34	
MB11	Add R1481 Change R1307 from 0-04 to @S-04 and R1302 from @10K-04 to 10K-04	Stable LVDS B channel power supply	39	
MB12	Change R1418 from 22K-04 to @2K-04 for F50N3 only Change C138,C139,R1388,R1389 for F50N3 only Change R193 to -10V Change L33,L34,L35,L41,L37,C132,C133,R138,R1388,R1323,C1451,C360,C1368,R1314,C1487,R1343 for F50N3 only Change L33 footprint Change Q84,C81,C101,C109,R830,C345,R346,C387 for F50N3 only Change U2,R1341,R1322,C1397 for F50N3 only Change U24 to -7V Change Q138 to F50N3 only Del U38 and C502 Change R1307,R1308,R1309,R1310 for F50N3 only	For F50N3 Hybrid function	32	
MB13	Change R1303,R1310 from @S-04 to S-04 Change R1310,R1312,R1313 to option table Change R307,R1118 to F50N3 only Change C148,C138,C1397,C370 to option table Change SA-R50M,C150,R150,R151,R154 for F50N3 only Change swap SATA port1 and port0 Change C385,C386 from 0-04 to 3U-16-04X-K Change C402,C403 from 100P50-04X-K to 100P50-04X-K	For F50N3MS disable NB CRT	9	
MB14	Change RN1 from SA-SP4B-04 to SA-SP4B-04-1	Solve ODD can't enable AHCI for new bios code	16	
MB15	Change R6,R7,R8,R9,R10,R11,R12,R13,R14,R15,R16 from SA-SP4B-04 to SA-SP4B-04-1 Colayout with CH7318B Add R1462	Bom error	28	
MB16	Change R208 from 100K-04 to @100K-04 Change O8 from FET-2N7002 to @FET-2N7002 Change R191 from @A-7K-04 to A-7K-04 Change R194,R195,R199 from 10K-04 to @10K-04	For CH7318A update IC version to CH7318B	14	
MB17	Change Q84 from @FET-P20020V0 to FET-P20020V0	For B3 leakage current and power sequence	30	
MB18	Change K269 on defines	For MV CRB MS request	18	
MB19	Change R119,R120 from 4.7K-04 to 3.3K-04 Change R199 from @A-7K-04 to @3K-04	Follow Realtek FAE comments	22	
MB20	Change R1302 from R-04 to -1U-16-04X-K Change C1402 from @1U-16-04Y-Z to 1U-16-04Y-Z	For source request	25	
MB21	Change R102,R105 from 100K-04 to S-04 Change C109,C114 from 2U-16-04X-K to 10P-2S-04N	Improve power off leakage current	28	
MB22	Change R102 from 11.5K-1-04 to S-10K-1-04 Change R105 from @10K-04 to @1K-04	Correct WDDVD DCP	46	
MB23	Change U207 from @MLX90248 to @MLX90248 Change C418 from COM-USB-T399F41 to COM-USB-T399B2-1 Change C421 from @1U-16-04Y-Z to 100P-2S-04N-J Change C1373,C1393,C1382 from @100P-2S-04N-J to 100P-2S-04N-J Change C1414 from 10P-2S-04N to 100P-2S-04N-J and add C1437 Add C1431,C1432 Add C1432,C1434,C1435 Change U8,C82,C97,C98,C99 from @10P-2S-04N to 100P-2S-04N-J Change C124 from @1U-16-04Y-Z to 100P-2S-04N-J Add C1438 for all project	For source request	48	
MB24	Change B8 from @BO-QT4632LC808C to BO-QT4632LC808F and add B107, del J34 Change L14 from CR-ATCM2012-9007 to CR-ATCM2012-9007 Del R37,R371,R383,R386 Change L8 from CR-ATCM2012-9007 to CR-ATCM2012-9007 Del R40,R401 Change C139,C1378 and Change C1379 from 100P-2S-04N-J to @100P-2S-04N-J Change B8 type from SB-4010F-40110 to SB-QD101L1208C-4 and add B108, del J97 Del B10 Change B8 type from BD-4910F-40110 to BD-HC5012F-40110 Change B8 type from BD-4030F-40110 to SB-QD101L1208C-4 and add B109 Add C1431,C1439 Add C1438 Add C1441,C1442	For EMi request	19	
MB25	Change C738,C1403,C739 from 4.7U-16-04Y-Z to @4.7U-16-04Y-Z Change C1219 from 470P-2S-04N-K to 6.8N-16-04X-K Add C1440 Del C1440	Improve 59V power quality	28	
MB26	Add H243 Change H22,H23 footprint from holes:1973c79d7939 to HOLECT9079N to be NPTH HOLE	Improve PCB strength on NB and OPU For ME request	31	
MB27	Change R1176 from 10K-04 to @10K-04 Change R1168 from @S-04 to S-04 Change R1171 from 100K-04 to @100K-04 Change C108 from FET-80230180S to @FET-80230180S Change C109 from FET-2N7002 to @FET-2N7002	Change Lan power path	22	
MB28	Add D57,D58 Add UD1302,C93,C94	Reserved ESD solution for USB port	20	
MB29	Change C142 from 1U-16-04Y-Z to 4.7U-16-04X-K Change C852 from -1U-16-04Y-Z to 1U-16-04Y-Z	For new Card +1.5V_PCH drop issue	21	
MB30	Add R1489	Add current sink path	28	
MB31	Change CRT_2M6 pin define	For ME request	19	
MB32	Change Q197,R1393,R1376,R1381,R1382,R1383,R1374 for F50N3 only	For F50N3 Hybrid	17	
MB33	Change R1393,R1376 from S-04 to @S-04	Option for CRT_EOD	20	
MB34	Add L164,R1402,R1403,R1401,C1468	Control MIO PCI1.11.2 power plane	21	
MB35	Change power plane from VDD33 to -HV_DPU	Solve FRDM noise when HP_Jack plug in	40	
MB36	Change C1042 footprint from M-C5003 to M-C5002	Footprint error	29	
MB37	Change L18 for F50N3 only Add L18	For CRT ripple issue	28	
MB38	Change R208 from 22.1-04 to 18K-1-04 Change R19 Footprint	Improve SATA signal quality	11	
MB39	Change J22 footprint Change R407 package Change RCH1 package Del R199 and add J28	For M1 request	26	
MB40	Change C1219 footprint from M-C5003 to M-C5002	Footprint error	29	
MB41	Change R104 from 0-04 to BO-QT1603BL300 Change R07,R80,R89 from BO-QT1603BL300 to BO-QT1603BL300C Change R120,R128 from BO-QT1603BL300 to BO-QT1603BL300 Change B8,B8A,B8B from BO-QT1603BL300 to BO-QT1603BL300C Change R11 from CR-ATCM2012F12 to CR-ATCM2012F12 Change L33,L34 from CR-ATCM2012F12 to CR-ATCM2012F12A Add R1409,R1410 Change R139 from @100P-2S-04N-J to 100P-2S-04N-J Add C1443,C1444	For EMi request	44	
MB42	Change L34 for F50N3 only	For F50N3 only	23	
MB43	Change R119 to option table	For different clocks type change OCF setting	18	
MB44	Change R208 table for F50N3MS	Table error	1	
MB45	Change R207 for F50N3 only	For F50N3 only	6	
MB46	Change R139,R138,R1376 for F50N3MS	For F50N3MS disable NB CRT	9	
MB47	Change C147 from 1U-16-04Y-Z to 2U-16-04X-K Change C148 from 1U-16-04X-K to 1U-16-04Y-Z	For Bom control easy	11	
MB48	Change C193 and R1163,R1164,R1165 for F50N3 only	For B1110 only	23	
MB49	Change R1168 from @10K-04 to 10K-04 Change C1308 from @1U-16-04Y-Z to 1U-16-04Y-Z Change R819 from @S-04 to S-04	For +3.3VA current sink path	20	
MB50	Change C898 from @1U-16-04Y-Z to @1U-16-04Y-Z	Footprint error	28	
MB51	Change R197 footprint from 10P-2S-04N-J to 2K-04	For RV request to improve HDEF CLK30M1 run time	47	
MB52	Change R137 for F50N3 only and change value from @34K-1-04 to 34K-1-04	For RV request to solve HDW Audio pop noise for NBPDM	40	
MB53	Change C1052 to option table	For RV request to solve HDW Audio pop noise for NBPDM	40	
MB54	Change C1482 from 1U-16-04Y-Z to @1U-16-04Y-Z and update option table	To fix T8B012-JA 3.3V leakage current	28	