




Titk	Number	Revision
Ver	2012/6/19	Sheet of
File	1-PCB_Interfaces_S41Doc	Drawn by



20PIN_JTAG





BOOT



RESET


Crystal



Vref JMP



VBAT JMP









PA0	34	PA0~WKUP/USART2_CTS/UART4_TX/ETH_MII_CRS/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR<=>ADC123_IN0/WKUP	PD0	FSMC_D2/CAN1_RX	114	PD0
PA1	35	PA1/USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM5_CH2/TIM2_CH2<=>ADC123_IN1	PD1	FSMC_D3/CAN1_TX	115	PD1
PA2	36	PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO<=>ADC123_IN2	PD2	FSMC_CMD/DCMI_D11	116	PD2
PA3	37	PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ETH_MII_COL<=>ADC123_IN3	PD3	FSMC_CLK/USART2_CTS	117	PD3
PA4	40	PA4/SP11_NSS/SP13_NSS/USART2_CK/DCMI_HSN/COTG_HS_SOF/I2S3_WS<=>DAC12_IN4/DAC1_OUT	PD4	FSMC_NOT/USART2_RTS	118	PD4
PA5	41	PA5/SP11_SCK/OTG_HS_ULPI_CLK/TIM2_CH1_ETR/TIM8_CH1N<=>ADC12_INS/DAC2_OUT	PD5	FSMC_NWE/USART2_TX	119	PD5
PA6	42	PA6/SP11_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN<=>ADC12_IN6	PD6	FSMC_NWAIT/USART2_RX	122	PD6
PA7	43	PA7/SP11_MOSI/TIM8_CH1N/TIM14_CH1/TIM5_CH2/ETH_MII_RX_DV/TIM1_CH1N/RMII_CH1N<=>ADC12_IN7	PD7	FSMC_NBI/FSMC_NCE2	123	PD7
PA8	100	PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF	PD8	FSMC_D13/USART3_TX	77	PD8
PA9	101	PA9/USART1_TX/TIM1_CH2/I2C3_SMB/DCMI_D5<=>OTG_FS_VBUS	PD9	FSMC_D14/USART3_RX	78	PD9
PA10	102	PA10/USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1	PD10	FSMC_D15/USART3_CK	79	PD10
PA11	103	PA11/USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM	PD11	FSMC_A16/USART3_CTS	80	PD11
PA12	104	PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP	PD12	FSMC_A17/TIM4_CH1/USART3_RTS	81	PD12
PA13	105	PA13/JTMS-SWDIO	PD13	FSMC_A18/TIM4_CH2	82	PD13
PA14	106	PA14/JTCK-SWCLK	PD14	FSMC_D0/TIM4_CH3	85	PD14
PA15	110	PA15/JTDI/SP13_NSS/I2S3_WS/TIM2_CH1_ETR/SP11_NSS	PD15	FSMC_D1/TIM4_CH4	86	PD15
PB0	46	PB0/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/TIM1_CH2N<=>ADC12_IN8	PE0	TIM4_ETR/FSMC_NBL0/DCMI_D2	141	PE0
PB1	47	PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/OTG_HS_INTN/TIM1_CH3N<=>ADC12_IN9	PE1	FSMC_NBL1/DCMI_D3	142	PE1
PB2	48	PB2-BOOT1	PE2	TRACECLK/FSMC_A23/ETH_MII_TXD3	143	PE2
PB3	133	PB3/JTDO/TRACESWO/SP13_SCK/I2S3_SCK/TIM2_CH2/SP11_SCK	PE3	TRACE/DCI0/FSMC_A19	144	PE3
PB4	134	PB4/NTRST/SP13_MISO/TIM5_CH1/SP11_MISO	PE4	TRACE/DCI1/FSMC_A20/DCMI_D4	145	PE4
PB5	135	PB5/I2C1_SMB/CA2N_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/TIM3_CH2/SP11_MOSI/SP13_MOSI/DCMI_D10/I2S3_SD	PE5	TRACE/DCI2/FSMC_A21/TIM9_CH1/DCMI_D6	146	PE5
PB6	136	PB6/I2C1_SCL/TIM4_CH1/CAN2_TX/OTG_FS_INTN/DCMI_D5/USART1_TX	PE6	TRACE/DCI3/FSMC_A22/TIM9_CH2/DCMI_D7	147	PE6
PB7	137	PB7/I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2	PE7	FSMC_D4/TIM1_ETR	58	PE7
PB8	139	PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/OTG_FS_SCL/ETH_MII_TXD3/I2C1_SCL/CAN1_RX	PE8	FSMC_D5/TIM1_CH1N	59	PE8
PB9	140	PB9/SP12_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/OTG_FS_SDA/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX	PE9	FSMC_D6/TIM1_CH1	60	PE9
PB10	69	PB10/SP12_SCK/I2S2_SCK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/OTG_HS_SCL/TIM2_CH1	PE10	FSMC_D7/TIM1_CH2N	63	PE10
PB11	70	PB11/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/ETH_MII_TX_EN/OTG_HS_SDA/TIM2_CH4	PE11	FSMC_D8/TIM1_CH2	64	PE11
PB12	71	PB12/SP12_NSS/I2S2_WS/I2C2_SMB/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ID	PE12	FSMC_D9/TIM1_CH3N	65	PE12
PB13	72	PB13/SP12_SCK/I2S2_SCK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6/ETH_RMII_TXD1/ETH_MII_TXD1<=>OTG_HS_VBUS	PE13	FSMC_D10/TIM1_CH3	66	PE13
PB14	73	PB14/SP12_MISO/TIM1_CH2N/TIM2_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N	PE14	FSMC_D11/TIM1_CH4	68	PE14
PB15	76	PB15/SP12_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM2_CH2/OTG_HS_DP/RTC_50Hz	PE15	FSMC_D12/TIM1_BKIN	69	PE15
PC0	26	PC0/OTG_HS_ULPI_STP<=>ADC123_IN10	PF0	FSMC_A0/I2C2_SDA	10	PF0
PC1	27	PC1/ETH_MDC<=>ADC123_IN11	PF1	FSMC_A1/I2C2_SCL	11	PF1
PC2	28	PC2/SP12_MISO/OTG_HS_ULPI_DIR/ETH_MII_TXD2<=>ADC123_IN12	PF2	FSMC_A2/I2C2_SMB	12	PF2
PC3	29	PC3/SP12_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK<=>ADC123_IN13	PF3	FSMC_A3<=>ADC3_IN9	13	PF3
PC4	44	PC4/ETH_RMII_RX_D0/ETH_MII_RX_D0<=>ADC12_IN14	PF4	FSMC_A4<=>ADC3_IN14	14	PF4
PC5	45	PC5/ETH_RMII_RX_D1/ETH_MII_RX_D1<=>ADC12_IN15	PF5	FSMC_A5<=>ADC3_IN15	15	PF5
PC6	96	PC6/SP12_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1	PF6	TIM10_CH1/FSMC_NIORD<=>ADC3_IN4	18	PF6
PC7	97	PC7/SP13_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM5_CH2	PF7	TIM11_CH1/FSMC_NREG<=>ADC3_IN5	19	PF7
PC8	98	PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2	PF8	TIM13_CH1/FSMC_NIOWR<=>ADC3_IN6	20	PF8
PC9	99	PC9/I2S2_CKIN/I2S3_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4	PF9	TIM14_CH1/FSMC_CD<=>ADC3_IN7	21	PF9
PC10	110	PC10/SP13_SCK/I2S3_SCK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX	PF10	FSMC_INTR<=>ADC3_IN8	22	PF10
PC11	111	PC11/UART4_RX/SP13_MISO/SDIO_D3/DCMI_D4/USART3_RX	PF11	DCMI_12	20	PF11
PC12	112	PC12/UART5_TX/SDIO_CK/DCMI_D9/SP13_MOSI/I2S3_SD/USART3_CK	PF12	FSMC_A6	20	PF12
PC13	121	PC13<=>RTC_AF1	PF13	FSMC_A7	21	PF13
PC14	8	PC14<=>OSC32_IN	PF14	FSMC_A8	21	PF14
PC15	9	PC15<=>OSC32_OUT	PF15	FSMC_A9	22	PF15
PH0	23	PH0<=>OSC_IN	PG0	FSMC_A10	56	PG0
PH1	24	PH1<=>OSC_OUT	PG1	FSMC_A11	57	PG1
			PG2	FSMC_A12	57	PG2
			PG3	FSMC_A13	58	PG3
			PG4	FSMC_A14	59	PG4
			PG5	FSMC_A15	60	PG5
			PG6	FSMC_INT2	61	PG6
			PG7	FSMC_INT3	62	PG7
			PG8	USART6_RTS/ETH_PPS_OUT	93	PG8
			PG9	USART6_RX/FSMC_NE2/FSMC_NCE3	94	PG9
			PG10	FSMC_NCE4_1/FSMC_NE3	95	PG10
			PG11	FSMC_NCE4_2/ETH_MII_TX_EN	96	PG11
			PG12	FSMC_NE4/USART6_RTS	97	PG12
			PG13	ETH_MII_TXD0/ETH_RMII_TXD0	98	PG13
			PG14	ETH_MII_TXD1/ETH_RMII_TXD1	99	PG14
			PG15	USART6_CTS/DCMI_D13	132	PG15
			NC/PDR_ON	MCU_R2	143	
			VCAP_1	71		
			VCAP_2	106		
			VBAT	6		
			VREF+	32		
			VDDA	33		
			VSSA	31		




STM32F207Z

STM32F407Z

Title		
Size	Number	Revision
A3		
Date:	2012/6/19	Sheet of
File:	E:\PCB\Open	Qon207Z MCU Sch1 Drawn By:



POWER



Title		
Size	Number	Revision
A		
Date:	2012/6/19	Sheet of
File:	E:\PCB\Open	\Open207Z\Power.SchDoc
		Drawn By: