



# REVISION HISTORY

01\_Block\_Diagram  
02\_REVHISTORY  
03\_CLOCK\_GENERATOR  
04\_CPU(1/2)  
05\_CPU(2/2)  
06\_GMCH(1/3)  
07\_GMCH(2/3)  
08\_GMCH(3/3)  
09\_DIMM\_SOCKETS  
10\_VCH  
11\_LCD&CRT  
12\_Inverter  
13\_ICH3\_M(1/3)  
14\_ICH3\_M(2/3)  
15\_ICH3\_M(3/3)  
16\_RTC\_Power\_Sequence  
17\_HDD\_CD-ROM\_FDD  
18\_Thermal\_Sensor  
19\_Cardbus\_Controller  
20\_MDC/USB  
21\_LAN  
22\_Audio\_Codec  
23\_AUDIO\_AMP  
24\_KBC/TOUCHPAD/PS2  
25\_LPC\_SIO  
26\_SP\_PP  
27\_FIRMWARE\_HUB/DEBUG\_PORT  
28\_CPU\_CORE  
29\_CPUIO/1.5V/1.8V/1.2V  
30\_SYSTEM\_DC/DC(FB)  
31\_POWER(SUS/STDBY)  
32\_POWER(AD/AD\_CONN)  
33\_CHARGER(1/2)  
34\_CHARGER(2/2)  
35\_SPARE

## SB 10/18/01

P6 BC340(0.01u) CHANGE TO SIZE 0402  
P8 BC304(68P) CHANGE TO 33P(SIZE 0402) AND ADD BC590(33P SIZE 0402)  
P10 RN6 CHANGE TO 4.7K OHM  
P11 LCD CONNECTOR CHANGE TO 40PIN(20.F0312.040)  
P12 CHANGE R61 0 OHM TO R47  
P13 U64 AND BC493 DUMMY  
P14 LAN\_RST# ADD A DUMMY RESISTANCE PULL-UP TO 3D3V\_S5  
P15 TC18 CHNAGE TO 10U(BC589)  
P17 CN16 ROTATE 180 DEGREE  
P20 ADD BC590(0.1U) ON USBPWR0 FOR EMI  
R29,R30,R31,R32 CHANGE TO L27,L28,L29,L30(BLM11B750S) FOR EMI  
P21 L1,L2 CHANGE TO BLM18HG102SN1 FOR EMI  
BC60 MOUNT 1000P AND XFR\_TDC PULL-UP 3D3V\_S0  
P22 U72 CHANGE TO CS4200-XQ AND MODIFY SCH. FOR IT  
ADD A DUMMY RESISTANCE CONNECT AUD\_GND AND GND FOR EMI  
P23 MODIFY EXT\_MIC\_IN  
HP\_IN# PULL-UP TO OP5VA\_S0 AND U74 PIN NC  
L27 CHANGE TO 0 OHM  
P24 LAUNCH KEY CONNECT TO KBC P6-[3..6]  
P28 ADD L31(FBMJ3216HS800T),BC597(0.1U) AND R173 CHANGE 4.7 OHM FOR EMI  
MODIFY CPU\_CORE FOR CELERON933  
TC11,TC12 EXCHANGE COMPONENT  
P29 ADD R564 4.7 OHM FOR EMI  
P32 CN7 CHANGE TO 22.10037.341  
BC105 CHANGE TO CONNECT TO AD\_JK FOR EMI  
P33 L13 CHANGE TO 0 OHM  
P34 R500,R501 CHANGE TO 2.2K OHM  
Q49 CHANGE TO TP0610 AND IT'S PIN1 CONNECT TO 5V\_S5  
P35 ADD 2 GND PAD K16,K17

## SB 10/23/01

P18 U47 CHANGE TO G768C AND RB2 MOUNT 4.7K OHM

## -1 11/27/01

P8 R333 CONNECT TO 3D3V\_S0 AND ADD A DUMMY RESISTANCE CONNECT TO 3D3V\_S3  
BC230 CHANGE TO 0.01U  
P10 CHANGE ALL SCD1U10V2MX TO SCD1U16V  
P11 U26 CHANGE TO TPS2013AD AND CN12 CHANGE TO SYN-CONN40A-1  
P12 CN9 PIN2 ADD INT\_MIC\_IN  
PIN7 AND PIN8 ADD TWO DUMMY RESISTANCES CONNECT TO ICH\_SDA AND ICH\_SCL  
ADD TWO SCD1U AND ONE 1000P ON 3D3V\_S5  
P13 SMLINK0 AND SMLINK1 PULL-UP TO 3D3V\_S5  
ICH\_SCL AND ICH\_SDA ADD A DUMMY RESISTANCE PULL-UP TO 3D3V\_S0  
ADD TWO 0 OHM ON CC\_SMI# AND CC\_STPCLK#  
P14 U64 DUMMY AND R561 MOUNT 10K OHM  
ADD 0 OHM ON PM\_STPCPU#  
P20 C39 MOUNT 22P  
P21 L6,L7,L8,L9 CHANGE TO 0 OHM  
P23 ADD INT\_MIC\_IN AND MIC\_PRE\_AMP(DUMMY FIRST)  
P28 MODIFY CPU\_VCORE FOR TUALATIN 1G  
P32 ADD TWO SCD1U ON BT+ FOR EMI  
R441 DUMMY  
P34 U63 CHANGE TO LP2951ACM  
BC95 CHANGE TO 0.47U  
P35 U45 PIN5 AND PIN6 CONNECT TO GND


## -2 12/07/01

P.M. Change CPU SPEC from BGA Package to Micro-FCPGA Package

P4 U31A CHANGE TO BGA47G-SKT2-U  
U31B CHANGE TO BGA47G-SKT2-U  
P5 U31C CHANGE TO BGA47G-SKT2-U  
U31D CHANGE TO BGA47G-SKT2-U  
P13 R404 CHANGE TO DUMMY, R576 CHANGE TO 0 OHM, R577 CHANGE TO DUMMY  
P17 R327 CHANGE TO 0 OHM, R330 CHANGE TO DUMMY  
INTEL ICH-3M CHANGE NEW VERSION  
P18 R291 CHANGE TO D36, U50 PIN1 CHANGE TO 3D3V\_S0  
P24 RN11 PIN1,2,3,4 CHANGE TO 3D3V\_S3  
P28 DEL CPU\_CORE, DEL G7 G8 G9 G10 G11, DEL TC7 TC 14  
P30 DEL M1632\_5V\_1 3D3V\_S5AC\_1, DEL G1 G2 G3 G4 G5 G6

3D3V\_S0

7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,27,28,29,31,35 3D3V\_S0



No stuff:  
caps are internal  
to CK-TITAN.

**CPU & MEMORY Freq. Selection**

**Functionality**

BIT			CPUCLK	3V66	66Buff[2:0]	66MHz_IN	PCICLK_F
FS2	FS1	FS1	MHz	MHz	MHz	MHz	MHz
0	0	0	66.66	66.66	66.66	33.33	33.33
0	0	1	100.00	66.66	66.66	33.33	33.33
0	1	0	200.00	66.66	66.66	33.33	33.33
0	1	1	133.33	66.66	66.66	33.33	33.33
1	0	0	66.66	66.66	66MHz_IN	Input	66MHz_IN/2
1	0	1	100.00	66.66	66MHz_IN	Input	66MHz_IN/2
1	1	0	200.00	66.66	66MHz_IN	Input	66MHz_IN/2
1	1	1	133.33	66.66	66MHz_IN	Input	66MHz_IN/2

Default


**w'stron Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Project: **CLOCK GENERATOR**

Size: A3 Document Number: **Falcon 3M 1207** Rev: **-2**

Date: Friday, December 14, 2001 Sheet: 3 of 35

Socket	P/N
Tualatin 1G BGA	62.10053.061
Tualatin 1G PGA	71.TULAT.FOU
Celeron 1.06G PGA	01.TULAT.1GD
Celeron 933 BGA	71.ICLON.93U
Celeron 933 PGA	01.ICLON.933




**w'stron Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Project: **CPU 1/2**

Size: A3 Document Number: **Falcon 3M 1207** Rev: **-2**


Date: Friday, December 14, 2001 Sheet: 4 of 35





**CPU 3/4**

BGA479-SKT-2-U  
62.10053.061

**GTLREF ( 2/3 +VCCT)**








**CMOSREF ( 2/3 1.5V )**



**CPU 4/4**

BGA479-SKT-2-U  
62.10053.061



**Decoupling Recommendation**

			Falcon 3M	Kodiak Ver. 0.5
VCC_CORE	Underneath balls on solder side	0.47uF * 24	Use 2-3 vias per pad for reduced inductance during layout	0.1uF * 24 / 10uF / 6.3V * 12
	On the peripheral near balls	10uF / 6.3V * 10	Placement should be near processor for all	10uF / 10V * 8 / 10uF / 6.3V * 10 + 6 * NS
	Bulk Caps			220uF / 2.5V * 6 / 150uF / 4V * 12 + 2 * NS
VCCT	Place close to processor for all	1uF * 10	Use 2 vias per pad for reduced inductance during layout	1uF * 10 / 1uF * 10 + 2 * NS
	Bulk Caps			220uF / 2.5V * 2 / 150uF / 4V * 5 + 1 * NS

**w'stron** *Wistron Corporation*  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Project: **CPU 2/2 CONFIGURATION**

Size: Custom Document Number: **Falcon 3M 1207** Rev: **-2**

Date: Friday, December 14, 2001 Sheet: 5 of 35




AGP_PAR	Pull-up 8.2K to 1.5VRUN	AGP device attached
	Pull-down 2.2K to GND	DVO device attached

Strapping Option for SW detection of AGP or DVO device

DVOA_D5	0 = DESKTOP	Pull-up 2.2K to V1.5S
Int. P/D	1 = MOBILE	
DVOA_D6	0 = Dual ended term.	Pull-up 2.2K to V1.5S
Int. P/D	1 = Single ended term.	
DVOA_D0	0 = 200MHz	Pull-down 2.2K to GND
Int. P/U	1 = 133MHz	
DVOA_D1	0 : IOQD = 1	Pull-down 2.2K to GND
Int. P/U	1 : IOQD = 8	
DVOA_D7	0 : Normal mode	
Int. P/D	1 : Invoking the XOR Chain test mode	
DVOA_D8	0 : Normal mode	
Int. P/D	1 : Tri-stating all GMCH outputs when ICH3-M is in XOR Chain mode.	

Per Intel GMCH EDS Rev0.7 12/22/2K



Connect pin AE20, G24(VSSA\_DPLL[0,1]) to the respective decoupling caps of pin AC20, F25(VCCA\_DPLL[0,1])

DVO_INTR#	Pull-up 100K to 1.5VRUN	
DVO_FIELD	Pull-down 100K to GND	Pull-up/down required if DVOA not implemented.
DVO_CLKIN	Pull-up 100K to 1.5VRUN	
DDC1CLK	Pull-up 2.2K to +5VRUN	
DDC1DAT		
DDC2CLK	Pull-up 10K to +5VRUN	Non-5V tolerant, Q-Switch required for 5V support
DDC2DAT		
I2CCLK	Pull-up 10K to +3VRUN	
I2CDATA		

3.8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,25,27,28,29,31,35 3D3V\_S0

**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Project	GMCH (2/3)		Rev
Size	Document Number	Falcon 3M 1207	
Date:	Friday, December 14, 2001	Sheet	7 of 35

Place at 'topside w/ shortest & widest' Vcc trace directly to ball A8 & A12


Route ball A12 and A8 directly to respective decoupling capacitor without going through a via first.

Almador-M A3 stepping Design Guideline Update 1/17/00

Place in NB back side for debug




(1.8A) VCC\_T\_S0 U46E





Place C near AE16 and AE15 on GMCH

(500mA) 1D8V\_S0






POWER




CHECK

(250mA) 1D8V\_S0



Must place on top side



Decoupling Recommendation


Location	Decoupling Caps	Bulk Caps
V1.2S_GMCH	0.1uF * 20	100uF / 10V * 2
V1.2S_GMCHCORE	68pF * 1	100uF / 10V * 1
V1.5S_GMCH	0.1uF * 9	100uF / 10V * 1
V1.8S_GMCH	0.1uF * 4 + 4	100uF / 10V * 1
V3_GMCH	0.1uF * 12 + 2	100uF / 10V * 1

Falcon 3M Kodiak Ver. 0.5

Location	Decoupling Caps	Bulk Caps
Falcon 3M	0.1uF * 20	100uF / 10V * 2
Kodiak Ver. 0.5	1uF * 20	150uF / 4V * 5 + 1 * NS


Almador-M Checklist Ver. 0.5 8/28

HUB INTERFACE REF 1/2\*1.8V



Layout Note:  
Place divider pair in middle of bus.  
Place capacitors near GMCH.

SYSTEM MEMORY REF 0.55V



Place capacitor near GMCH.

**w'stron Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Project: **GMCH (3/3)**






Size: Document Number **Falcon 3M 1207** Rev **-2**

Date: Friday, December 14, 2001 Sheet 8 of 35



# (Normal Type)

# (Reverse Type)



- 6 M\_RMA[0..12]
- 6 M\_MD[0..63]
- 6 M\_CS[0..3]
- 6 M\_DQM[0..7]
- 6 M\_CKE[0..3]
- 6 M\_RCAS#
- 6 M\_RRAS#
- 6 M\_BA0
- 6 M\_BA1
- 6 M\_RBMWE#


NOTE: NETWORK RESISTOR NEAR GMCH < 1.5 inch.

**w'stron** *Wistron Corporation*  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Project: **SO-DIMM**

Size: **Falcon 3M 1207**

Date: Friday, December 14, 2001 Sheet 9 of 35



# VCH

ID2	ID1	ID0	Panel type
0	0	0	12.1"
0	0	1	13.3"
0	1	0	14.1"
0	1	1	15"
1	1	1	Default , no contact any panel

### Strapping Options

GPIO[5:2]	10 - 4.7K Ohm	Can be used for panel ID select. Default state is GPI w/ int. weak pull down.
GPIO6	10 - 4.7K Ohm	For normal VCH operation pin has to be read as low. Default state is GPI w/ int. weak pull down.
GPIO[8:7]	10 - 4.7K Ohm	Used for GMBus base address select. Default state is GPI w/ int. weak pull down.

Almador check ver.0.5

**w'stron** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Project: **VCH**

Size: A3	Document Number: <b>Falcon 3M 1207</b>	Rev: <b>-2</b>
----------	--	----------------


Date: Friday, December 14, 2001      Sheet: 10 of 35

# CRT

LAYOUT NOTE: Place filters near connector.






# LCD Interface



<b>w'stron Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Project <b>CRT&amp; LVDS</b>	
Size <b>A3</b>	Document Number <b>Falcon 3M 1207</b>
Date: <b>Friday, December 14, 2001</b>	Sheet <b>11</b> of <b>35</b>



# INVERTER CONNECTOR




Power Plane	S5	S5	S5	S0	S5	S3	S5	S5		
Control Signal	PM_SLP_S5#	PM_SLP_S3#	PM_SLP_S1#	EMAIL_LED	STDBY	SPLD	STDBY_LED		Standby_LED	E_mail_LED
POWER ON DEFAULT	H	H	H	X	L	H	L		OFF	None
S0	H	H	H	X	H	H	L		OFF	None
S1	H	H	L	X	L	L	L		ON	None
Enter/Leave_S3	H	H	L	X	L	L	L		ON	None
S3	H	L	L	X	L	L	L	Flash	ON	None
Enter/Leave_S4	H	L	L	X	L	L	L	Flash	Flash	None
S4/S5	H	L	L	X	H	FLASH	L		OFF	None



**BIOS NOTE:**  
 BIOS should disable PM\_STPCPU# on CK Titan.  
 (Use H\_DPSLP# instead)



KAHUNA SPEC. LPC47N252ENG.PDF  
 P22 NOTE.24



**ICH3 Integrated Pull-up and Pull-down Resistors**



EE_DIN, EE_DOUT, LDRQ[1:0], PME#	ICH3 internal 24K pull-ups
GNT[B:A]#/GNT[5]#/GPIO[17:16], LAD[3:0]#/FWH[3:0]#, PWRBTN#	ICH3 internal 9K pull-ups
LAN_RXD[2:0]	ICH3 internal 20K pull-downs
AC_BITCLK, AC_SDIN[0], AC_SDOUT, AC_SDIN[1]/GPIO[9], AC_SYNC	ICH3 internal 24K pull-downs
SPKR	ICH3 internal 5.9K pull-downs
FDD[7]/SDD[7], PDDREQ / SDDREQ	ICH3 internal TBD K pull-downs
DPRSLPVR	ICH3 internal TBD K pull-downs

FM-1882 P4-1,2


Almador checklist ver. 0.5

Kodiak Ver. 0.7b


**AC97 AC terminations**



**CLK termination close to ICH**




**H/W Strapping**




Kodiak V. 0.7b P.19

**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Project: ICH3-M (2/3) PM,USB,AC'97,LPC,IDE,RTC  
 Size A3 Document Number: Falcon 3M 1207 Rev -2  
 Date: Friday, December 14, 2001 Sheet 14 of 35




\*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail  
FPET7 Elec. P3-62



ICH3 H/W Pin Straps FM-1882

AC_SDOUT	SAFE MODE	Rising Edge of PWROK	This signal has a weak int. pull-down. If the signal is sampled high, the ICH3 will set the CPU speed strap pins for safe mode.
EE_DOUT	Reserved		System designers should include a placeholder for a pull-down resistor on EE_DOUT but do not populate the resistor.
GNT[A]#	TOP-SWAP OVERRIDE	Rising Edge of PWROK	This signal has a weak int. pull-up. If the signal is sampled low, this indicates that the system is strapped to the "TOP-SWAP" mode (ICH3 will invert A16 for all cycles targeting FWH BIOS spacing). Note that SW will not be able to clear the Top-Swap bit until the system is rebooted w/o GNT[A]# being pulled down.
DPRSLPVR	HUB INTERFACE TERMINATION SCHEME (PARALLEL vs. SOURCE)	Rising Edge of PWROK	If this signal is sampled low (default due to weak int. pull-down), the termination scheme will be set to source. If this signal is sampled high (via an ext. pull-up to Vcc1_8), the termination scheme will be set to parallel.
SPKR	NO REBOOT	Rising Edge of PWROK	This signal has a weak int. pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (ICH3 will disable the TXO Timer system reboot feature).




**w'stron Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Project: ICH3-M (3/3) PCI/SM/CPU/HUBLINK/INT/EEPROM/LAN I/F  
Size: A3 Document Number: Falcon 3M 1207 Rev: -2  
Date: Friday, December 14, 2001 Sheet: 15 of 35

# RTC


RTC BATTERY:210mAH  
P/N ??,20023.121  
working  
voltage=3.0~3.4V




nonchargeable : 3 pin connector  
chargeable : 2 pin connector

**Check !!**



# POWER SWITCH



# PWRGOOD Sequence



# ICH3 Resume Well Reset




**w'stron Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Project			RTC/Power Sequence
Size	Document Number	Rev	
A3	<b>Falcon 3M 1207</b>	<b>-2</b>	
Date:	Friday, December 14, 2001	Sheet	16 of 35





# HDD Connector








# FDD Connector



# CD-ROM Connector




# THERMAL SENSOR & FAN CONTROLLER








# MODEM BOARD CONNECTOR



## USB0



## USB1







**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Project: **MODEM / USB**

Size: A3 Document Number: **Falcon 3M 1207** Rev: **-2**



Date: Friday, December 14, 2001 Sheet: 20 of 35

# REALTEK LAN SOLUTION




LED1-0	00	01	10	11
LED0	TX/RX	TX/RX	TX	TX
LED1	LINK100	LINK10/100	LINK10/100	LINK100
LED2	LINK10	FULL	RX	LINK10

Green LED: Speed 100: ON/Speed 10:OFF  
 Yellow LED: Link : ON, TX/RX:  
 Flash (10Hz)




	R251	BC60	R556
8100-BL	5.9K ohm	No STUFF	No STUFF
8100-L	1.8K ohm	1000P	0 ohm

# INTEL LAN SOLUTION



Use 50 ohm trace  
 R559 R560 R561 R562 close to 82562




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.









DOC\_TIP,DOC\_RING,TIP,RING:  
 W/S : 10/100 @ Surface layers  
 10/20 @ Inner layers



## Digital Signal



### MP change part





## Analog Signal

**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Project: **Audio\_codec**

Size: A3 Document Number: **Falcon 3M 1207** Rev: **-2**

Date: Friday, December 14, 2001 Sheet: 22 of 35



**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.




Project: **AUDIO AMPLIFIER**

Size: A3 Document Number: **Falcon 3M 1207** Rev: **-2**

Date: Friday, December 14, 2001 Sheet: 23 of 35














**Board Ver. Setting**

Ver.	GP20	GP21	GP22
SA	0	1	1
SB	1	0	1
SC	1	1	0



	SW2-1	SW2-2	SW2-3
English	OFF	OFF	OFF
Japan	ON	OFF	OFF
Europe	OFF	ON	OFF

	SW2-4	SW2-5
ACER	OFF	OFF
OEM1	ON	OFF
OEM2	OFF	ON
OEM3	ON	ON



**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Project: **LPC SIO**

Size A3	Document Number	Rev
	<b>Falcon 3M 1207</b>	<b>-2</b>




Date: Friday, December 14, 2001 Sheet 25 of 35

# SERIAL PORT

11,13,15,17,18,19,20,22,23,24,27,28,29,31,34,35 5V\_S0



# PRINTER PORT




<b>w'stron Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Project SERIAL/PRINTER PORT	
Size A3	Document Number Falcon 3M 1207
Date: Friday, December 14, 2001	Sheet 26 of 35



Mode	Tualitin	Copermine-T	Celeron-933
PERFORMANCE	1.4V	1.70V	1.70V
BATTERY	1.15V	1.35V	1.70
Deeper Sleep	0.85V	Non	Non

Input	Output
Low	ON
High	OFF

SEL4	D4	D3	D2	D1	D0	Vout (V)
0	0	0	0	0	0	1.75
0	0	0	0	1	0	1.70
0	0	0	1	0	0	1.65
0	0	0	1	1	0	1.60
0	0	1	0	0	0	1.55
0	0	1	0	1	0	1.50
0	0	1	1	0	0	1.45
0	0	1	1	1	0	1.40
0	1	0	0	0	0	1.35
0	1	0	0	1	0	1.30
0	1	0	1	0	0	1.25
0	1	0	1	1	0	1.20
0	1	1	0	0	0	1.15
0	1	1	0	1	0	1.10
0	1	1	1	0	0	1.05
0	1	1	1	1	0	1.00
1	0	0	0	0	0	0.95
1	0	0	0	1	0	0.925
1	0	0	1	0	0	0.900
1	0	0	1	1	0	0.875
1	0	1	0	0	0	0.850
1	0	1	0	1	0	0.825
1	0	1	1	0	0	0.800
1	0	1	1	1	0	0.775
1	1	0	0	0	0	0.750
1	1	0	0	1	0	0.725
1	1	0	1	0	0	0.700
1	1	0	1	1	0	0.675
1	1	1	0	0	0	0.650
1	1	1	0	1	0	0.625
1	1	1	1	0	0	0.600



Offset Truth Table


PM_DPRSLPVR	CC_DPSLP#	ICH_GMUXSEL	Voffset
1	X	X	0mV
0	0	0	-59mV
0	0	1	-52mV
0	1	0	-29mV
0	1	1	-3mV

**w'stron Wistron Corporation**  
217, 8th, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.





Project: CPU VCORE  
Size: Document Number  
Date: Friday, December 14, 2001

Sheet: 28 of 35




Rev: **2**



# 1.8V (750mA)





# VCC\_IO\_CPU



**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Project: **CPU10, 1.5V, 1.8V, 1.2V**

Size: A3	Document Number: <b>Falcon 3M 1207</b>	Rev: <b>-2</b>
Date: Friday, December 14, 2001	Sheet: 29	of 35



**w'stron Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Project		<b>SYSTEM DC/DC</b>	
Size	Document Number	<b>Falcon 3M 1207</b>	
A3		<b>-2</b>	
Date:	Friday, December 14, 2001	Sheet	30 of 35







Charger Max  
Current Sensor  
Scaling 20mV/A

R51 MUST BE AS CLOSS TO  
U20 PIN6 AS POSSIBLE  
THE TRACE LENGTH FOR U20  
PIN 6 & PIN 7 MUST BE THE  
SAME

R42 MUST BE AS CLOSS TO  
U20 PIN4 AS POSSIBLE  
THE TRACE LENGTH FOR U20  
PIN 4 & PIN 5 MUST BE THE  
SAME

Adapter Max  
Current Sensor  
40mv/15m ohm=2.6 A

6/8


$$I_{max} = R74 / (R75 + R74) * V_{ref} (2.5v) * 2$$

$$(2A/V) = 4A$$

$$V_{max} = R59 / (R60 + R59) * V_{ref} (2.5v) * 10$$

$$= 17.00V$$

0 ohm, populate with OZT05005  
only









**w'stron Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Project: **CHARGER(1/2)**

Size: A3	Document Number: <b>Falcon 3M 1207</b>	Rev: <b>-2</b>
Date: Friday, December 14, 2001	Sheet: 33	of 35



BOSS  
P/N 34.43F01.001



**w'stron Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Project  
**SPARE GATES & HOLES , SUSPEND/RESUME BUTTON**

Size  
A3

Document Number  
**Falcon 3M 1207**

Date: Friday, December 14, 2001

Sheet 35 of 35

Rev  
**-2**