


# Model : MX0/M40/50 E10

Mobile Dothan with INTEL 915GM / ICH6-M Chipset



P/N: 37GM50100-B0

PG01 INDEX	PG21 LANRTL8100CL
PG02 SYSTEM BLOCK DIAGRAM	PG22 1394 TSB43AB22A
PG03 POWER DIAGRAM & SEQUENCE	PG23 MINIPCI (Wirless) / CRT & AUDIO CONN
PG04 GPIO & POWER CONSUMPTION	PG24 EC IT8510E / BIOS / Keyboard & TP CONN
PG05 CPU Banias/Dothan-1/2	PG25 CPU_CORE
PG06 CPU Banias/Dothan-2/2	PG26 1.5V / 1.8V / 2.5V / 0.9V
PG07 CLOCK GEN ICS954206	PG27 +3.3V / +5V / +12V
PG08 NB_Alviso Host-1/5	PG28 BATT IN / Charger
PG09 NB DDRCLK_VGA_PCIEXPR-2/5	PG29 VCC SW / +1.05VS / +1.5VS
PG10 NB DDR_MEM SYSTEM-3/5	PG30 +1.05VS
PG11 NB POWER-4/5	PG31 MDC BD
PG12 NB VSS_NCTF-5/5	PG32 SWITCH BD 1/3
PG13 DDR2 CHANNELA,B SODIMM0,1	PG33 SWITCH BD 2/3
PG14 DDR2 Terminate / Smart Power	PG34 SWITCH BD 3/3
PG15 SB ICH-6M-1/3	PG35 Appendix A. Ver. History
PG16 SB ICH-6M-2/3	
PG17 SB ICH-6M-3/3	
PG18 DC IN / CARD BUS / FAN / MIC / BLUETOOTH	
PG19 LCD / INVERTER / USB / TV / IO	
PG20 SATA HDD / CD-ROM	



# M50EIO BLOCK DIAGRAM



# POWER BLOCK DIAGRAM



## POWER Sequence



UNIWILL COMPUTER CORP.			
Title	MX0/M40/50E10		
Size	Document Number	Rev C	
Custom	3017	POWER DIAGRAM	
Date:	Monday, July 25, 2005	Sheet	3 of 35

ICH6-M GPIO	
GP16	BM_BUSY#
GP7	
GP8	EC_EXTSMI#
GPI11	SMB_ALERT#
GPI12	
GPI13	
GPO18	PM_STPPCI_ICH#
GPO19	
GPO20	PM_STPCPU_ICH#
GPO21	TPM_EN
GPO23	
GPIO24	
GPIO25	
GPIO26	SATA0_GP
GPIO27	
GPIO28	
GPIO29	PNLSW1
GPIO30	PNLSW2
GPIO31	PNLSW0
GPIO32	PM_CLKRUN#
GPIO33	
GPIO34	

ITE8510E GPIO	
GPCF0	TURBO#/PHOTO
GPCF1	SILENT#/TV
GPCF2	BAT_SEL
GPCF3	BAT_THROT_EN
GPCF4	TP_CLK
GPCF5	TP_DATA
GPCF6	MAIL#/DVD
GPCF7	BROWSER#/MP3
GPI0	SCROLL#
GPI1	CAPS#
GPI2	NUM#
GPI3	CHGLED_ON#
GPI4	A/W_LED1#
GPI5	SUSLED_ON#
GPI6	A/W_LED2#
GPH0	+1.8V_DDR_ON
GPH1	+1.8V_ON
GPH2	+1.05VS_ON
GPH3	+3.3VS_ON
GPH4	+5V_ON
GPH5	SET_V
GPH6	+1.5VS_ON
GPH7	VCORE_ON
GPG4	
GPG5	LCDSW
GPG6	MUTE#
GPG7	EXTTS#0
GPB0	CELERON_VO_DET
GPB1	TURBO_LED#
GPB2	PM_RSMRST#
GPB3	BAT_SMBCLK
GPB4	BAT_SMBDAT
GPB5	H_A20GATE
GPB6	H_RCIN#
GPB7	RFLED_ON#
GPE0	
GPE1	CPU_BSEL0
GPE2	TP_BTU
GPE3	TP_BTD
GPE4	PWRSW
GPE5	LID#
GPE6	RF_OFF
GPE7	PM_SLP_S3#
GPD0	ADAP_IN
GPD1	AW#/CD
GPD2	PCI_RST#/PLT_RST#
GPD3	EC_EXTSMI#
GPD4	
GPD5	
GPD6	CLKREQ#
GPD7	EC_PREST#
GPA0	BTL_BEEP
GPA1	EC_VID1
GPA2	EC_VID2
GPA3	EC_VID3
GPA4	EC_VID4
GPA5	SMP1_EN#
GPA6	SMP2_EN#
GPA7	PWRBTN#

ITE8510E GPIO	
GPC0	PWROK
GPC1	BAT2_SMBCLK
GPC2	BAT2_SMBDAT
GPC3	
GPC4	
GPC5	A/W_LED3#
GPC6	CHG_ON
GPC7	SILENT_LED#

CPU				
	CPU CORE (V)	ICC (mA)	W	TEMP ( )
2.0G	1.525	35.7	54.3	69
2.2G	1.525	37.5	57.1	70
2.26G	1.525	38.1	58.0	70
2.4G	1.525	39.3	59.8	71
2.5G	1.525	40	61.0	72
2.53G	1.525	40.4	61.5	72
2.6G	1.525	41.05	62.6	72
2.66G	1.525	43.35	66.1	74
2.8G	1.525	44.86	68.4	75
3.06G	1.525	55.9	85.2	81

ITE8510E			
VCC	ICC (mA)	W	TEMP ( )
+3.3V	300	1	70



CLOCK GENERATOR			
VCC	ICC (mA)	W	TEMP ( )
+3.3V	180	0.594	70

ADM1032			
VCC	ICC	W	TEMP ( )
+3.3V	170uA	0.56mW	150





MCHE			
VCC	ICC (mA)	W	TEMP ( )
+3.3V	108.19	0.357	70
+3.3VA	501.3	1.254	
+2.5V	1390	2.502	
+1.5V	33.4	0.084	
+VCCP	10	0.018	
+VCC_GMCH_CORE	266	0.452	

SB INT_PIRQ List	
INT_PIRQA	CARD BUS
INT_PIRQB	Mini PCI
INT_PIRQC	1394
INT_PIRQD	LAN
INT_PIRQE	CARD BUS(op)
INT_PIRQF	Mini PCI
INT_PIRQG	NC
INT_PIRQH	NC

ICH6-M			
VCC	ICC (mA)	W	TEMP ( )
+3.3V	96	0.315	70
+3.3VA	275	0.909	
+1.5V	487	0.876	
+1.5VA	27	0.049	
+3.3VA_RTC	0.003	0.00001	




**CPU Thermal Sensor**



**Layout note:**

- Compl ,3 connect with Zo = 55 Ohm,make
- Compl ,2 connect with Zo = 27.4 Ohm,make
- trace length shorter than 0.5"
- trace length shorter than 0.5"

**Layout note: 0.5" max length.**



	BSEL0	BSEL1
PSB400	1	0
PSB533(dafault)	0	0

**IC954206 BSEL Settings:**


01=PSB400 (BSEL0=1 BSEL1=0)  
00=PSB533 (BSEL1=0 BSEL0=0)

UNIWILL COMPUTER CORP.



**MX0/M40/50E10**

Size Document Number CPU Banias/Dothan-1/2 Rev C



Date: Monday, July 25, 2005 Sheet 5 of 35




Layout note :  
VCCSENSE and VSSSENSE line  
should be of equal length



U37D			
A2	VSS0	VSS97	D13
A5	VSS1	VSS98	D15
A8	VSS2	VSS99	D17
A11	VSS3	VSS100	D19
A14	VSS4	VSS101	D21
A17	VSS5	VSS102	D23
A20	VSS6	VSS103	D26
A23	VSS7	VSS104	E3
A26	VSS8	VSS105	E8
AA1	VSS9	VSS106	E10
AA4	VSS10	VSS107	E12
AA6	VSS11	VSS108	E14
AA8	VSS12	VSS109	E16
AA10	VSS13	VSS110	E18
AA12	VSS14	VSS111	E20
AA14	VSS15	VSS112	E22
AA16	VSS16	VSS113	E25
AA18	VSS17	VSS114	F1
AA20	VSS18	VSS115	F4
AA22	VSS19	VSS116	F5
AA25	VSS20	VSS117	F7
AB3	VSS21	VSS118	F8
AB5	VSS22	VSS119	F11
AB7	VSS23	VSS120	F13
AB9	VSS24	VSS121	F15
AB11	VSS25	VSS122	F17
AB13	VSS26	VSS123	F19
AB15	VSS27	VSS124	F21
AB17	VSS28	VSS125	F24
AB19	VSS29	VSS126	F27
AB21	VSS30	VSS127	G2
AB23	VSS31	VSS128	G4
AB26	VSS32	VSS129	G6
AC2	VSS33	VSS130	G23
AC5	VSS34	VSS131	G26
AC8	VSS35	VSS132	H1
AC10	VSS36	VSS133	H5
AC12	VSS37	VSS134	H21
AC14	VSS38	VSS135	H25
AC16	VSS39	VSS136	J1
AC18	VSS40	VSS137	J4
AC21	VSS41	VSS138	J6
AC24	VSS42	VSS139	J22
AD1	VSS43	VSS140	K2
AD4	VSS44	VSS141	K4
AD7	VSS45	VSS142	K5
AD9	VSS46	VSS143	K21
AD11	VSS47	VSS144	K23
AD13	VSS48	VSS145	K25
AD15	VSS49	VSS146	L3
AD17	VSS50	VSS147	L6
AD19	VSS51	VSS148	L22
AD22	VSS52	VSS149	L25
AD25	VSS53	VSS150	M1
AE3	VSS54	VSS151	M4
AE6	VSS55	VSS152	M5
AE8	VSS56	VSS153	M21
AE10	VSS57	VSS154	M24
AE12	VSS58	VSS155	N3
AE14	VSS59	VSS156	N6
AE16	VSS60	VSS157	N22
AE18	VSS61	VSS158	N25
AE20	VSS62	VSS159	P2
AE23	VSS63	VSS160	P5
AE26	VSS64	VSS161	P21
AF2	VSS65	VSS162	P24
AF5	VSS66	VSS163	R1
AF9	VSS67	VSS164	R4
AF11	VSS68	VSS165	R6
AF13	VSS69	VSS166	R22
AF15	VSS70	VSS167	R25
AF17	VSS71	VSS168	T3
AF19	VSS72	VSS169	T5
AF21	VSS73	VSS170	T21
AF24	VSS74	VSS171	T23
B3	VSS75	VSS172	T26
B6	VSS76	VSS173	U2
B9	VSS77	VSS174	U6
B12	VSS78	VSS175	U22
B16	VSS79	VSS176	U24
B19	VSS80	VSS177	V1
B22	VSS81	VSS178	V4
B25	VSS82	VSS179	V5
C1	VSS83	VSS180	V21
C4	VSS84	VSS181	V25
C7	VSS85	VSS182	W3
C10	VSS86	VSS183	W6
C13	VSS87	VSS184	W23
C15	VSS88	VSS185	W26
C18	VSS89	VSS186	Y2
C21	VSS90	VSS187	Y5
C24	VSS91	VSS188	Y21
D2	VSS92	VSS189	Y24
D5	VSS93	VSS190	Y26
D7	VSS94	VSS191	
D9	VSS95		
D11	VSS96		



Place termination close to source IC






FSA BSEL2	FSB BSEL1	FSC BSEL0	Host Clock frequency
1	0	1	100
1	0	0	133

UNIWILL COMPUTER CORP.

**MX0/M40/50E10**


**CLOCK GEN ICS954206**

Size	Document Number	Rev
	3017	C
Date:	Monday, July 25, 2005	Sheet 7 of 35




UNIWILL COMPUTER CORP.		
Title		
<b>MX0/M40/50E10</b>		
Size	Document Number	Rev
	3017	C
Date: Monday, July 25, 2005		
Sheet		8 of 35






As short as possible



CFG0	CFG1	CFG2	Host Clock frequency
1	0	1	100
1	0	0	133



Add in R+C for EMI


UNIWILL COMPUTER CORP.

Title: **MX0/M40/50E10**


Size: Document Number **NB DDRCLK\_VGA\_PCIEXP2-2/5** Rev C

Date: Monday, July 25, 2005 Sheet 9 of 35

13 MA\_DQ[63:0]




DDR SYSTEM MEMORY A




ALVISO\_90

13 MB\_DQ[63:0]




ALVISO\_90

DDR SYSTEM MEMORY B



UNIWILL COMPUTER CORP.










Title		
<b>MX0/M40/50E10</b>		
Size	Document Number	Rev
	<b>3017 NB DDR_MEM SYSTEM-3/5</b>	C
Date:	Monday, July 25, 2005	Sheet 10 of 35







**POWER**

Pin	Signal Name	Component / Value
VCC0	T29	VCCA_TVDA0
VCC1	R29	VCCA_TVDA0
VCC2	N29	VCCA_TVDA0
VCC3	M29	VCCA_TVDA0
VCC4	K29	VCCA_TVDA0
VCC5	J29	VCCA_TVDA0
VCC6	V28	VCCA_TVDA0
VCC7	U28	VCCA_TVDA0
VCC8	T28	VCCA_TVDA0
VCC9	R28	VCCA_TVDA0
VCC10	P28	VCCA_TVDA0
VCC11	N28	VCCA_TVDA0
VCC12	M28	VCCA_TVDA0
VCC13	K28	VCCA_TVDA0
VCC14	J28	VCCA_TVDA0
VCC15	H28	VCCA_TVDA0
VCC16	G28	VCCA_TVDA0
VCC17	F28	VCCA_TVDA0
VCC18	E28	VCCA_TVDA0
VCC19	D27	VCCA_TVDA0
VCC20	C27	VCCA_TVDA0
VCC21	B27	VCCA_TVDA0
VCC22	A27	VCCA_TVDA0
VCC23	N27	VCCA_TVDA0
VCC24	M27	VCCA_TVDA0
VCC25	L27	VCCA_TVDA0
VCC26	K27	VCCA_TVDA0
VCC27	J27	VCCA_TVDA0
VCC28	H27	VCCA_TVDA0
VCC29	G27	VCCA_TVDA0
VCC30	F27	VCCA_TVDA0
VCC31	E27	VCCA_TVDA0
VCC32	D26	VCCA_TVDA0
VCC33	C26	VCCA_TVDA0
VCC34	B26	VCCA_TVDA0
VCC35	A26	VCCA_TVDA0
VCC36	W20	VCCA_TVDA0
VCC37	V20	VCCA_TVDA0
VCC38	U20	VCCA_TVDA0
VCC39	T20	VCCA_TVDA0
VCC40	S20	VCCA_TVDA0
VCC41	R20	VCCA_TVDA0
VCC42	Q20	VCCA_TVDA0
VCC43	P20	VCCA_TVDA0
VCC44	O20	VCCA_TVDA0
VCC45	N20	VCCA_TVDA0
VCC46	M20	VCCA_TVDA0
VCC47	L20	VCCA_TVDA0
VCC48	K20	VCCA_TVDA0
VCC49	J20	VCCA_TVDA0
VCC50	I20	VCCA_TVDA0
VCC51	H20	VCCA_TVDA0
VCC52	G20	VCCA_TVDA0
VCC53	F20	VCCA_TVDA0
VCC54	E20	VCCA_TVDA0
VCC55	D20	VCCA_TVDA0
VCC56	C20	VCCA_TVDA0
VCC57	B20	VCCA_TVDA0
VCC58	A20	VCCA_TVDA0
VCC59	W25	VCCA_TVDA0
VCC60	V25	VCCA_TVDA0
VCC61	U25	VCCA_TVDA0
VCC62	T25	VCCA_TVDA0
VCC63	S25	VCCA_TVDA0
VCC64	R25	VCCA_TVDA0
VCC65	Q25	VCCA_TVDA0
VCC66	P25	VCCA_TVDA0
VCC67	O25	VCCA_TVDA0
VCC68	N25	VCCA_TVDA0
VCC69	M25	VCCA_TVDA0
VCC70	L25	VCCA_TVDA0
VCC71	K25	VCCA_TVDA0
VCC72	J25	VCCA_TVDA0
VCC73	I25	VCCA_TVDA0
VCC74	H25	VCCA_TVDA0
VCC75	G25	VCCA_TVDA0
VCC76	F25	VCCA_TVDA0
VCC77	E25	VCCA_TVDA0
VCC78	D25	VCCA_TVDA0
VCC79	C25	VCCA_TVDA0
VCC80	B25	VCCA_TVDA0
VCC81	A25	VCCA_TVDA0
VCC82	W35	VCCA_TVDA0
VCC83	V35	VCCA_TVDA0
VCC84	U35	VCCA_TVDA0
VCC85	T35	VCCA_TVDA0
VCC86	S35	VCCA_TVDA0
VCC87	R35	VCCA_TVDA0
VCC88	Q35	VCCA_TVDA0
VCC89	P35	VCCA_TVDA0
VCC90	O35	VCCA_TVDA0
VCC91	N35	VCCA_TVDA0
VCC92	M35	VCCA_TVDA0
VCC93	L35	VCCA_TVDA0
VCC94	K35	VCCA_TVDA0
VCC95	J35	VCCA_TVDA0
VCC96	I35	VCCA_TVDA0
VCC97	H35	VCCA_TVDA0
VCC98	G35	VCCA_TVDA0
VCC99	F35	VCCA_TVDA0
VCC100	E35	VCCA_TVDA0
VCC101	D35	VCCA_TVDA0
VCC102	C35	VCCA_TVDA0
VCC103	B35	VCCA_TVDA0
VCC104	A35	VCCA_TVDA0
VCC105	W45	VCCA_TVDA0
VCC106	V45	VCCA_TVDA0
VCC107	U45	VCCA_TVDA0
VCC108	T45	VCCA_TVDA0
VCC109	S45	VCCA_TVDA0
VCC110	R45	VCCA_TVDA0
VCC111	Q45	VCCA_TVDA0
VCC112	P45	VCCA_TVDA0
VCC113	O45	VCCA_TVDA0
VCC114	N45	VCCA_TVDA0
VCC115	M45	VCCA_TVDA0
VCC116	L45	VCCA_TVDA0
VCC117	K45	VCCA_TVDA0
VCC118	J45	VCCA_TVDA0
VCC119	I45	VCCA_TVDA0
VCC120	H45	VCCA_TVDA0
VCC121	G45	VCCA_TVDA0
VCC122	F45	VCCA_TVDA0
VCC123	E45	VCCA_TVDA0
VCC124	D45	VCCA_TVDA0
VCC125	C45	VCCA_TVDA0
VCC126	B45	VCCA_TVDA0
VCC127	A45	VCCA_TVDA0
VCC128	W55	VCCA_TVDA0
VCC129	V55	VCCA_TVDA0
VCC130	U55	VCCA_TVDA0
VCC131	T55	VCCA_TVDA0
VCC132	S55	VCCA_TVDA0
VCC133	R55	VCCA_TVDA0
VCC134	Q55	VCCA_TVDA0
VCC135	P55	VCCA_TVDA0
VCC136	O55	VCCA_TVDA0
VCC137	N55	VCCA_TVDA0
VCC138	M55	VCCA_TVDA0
VCC139	L55	VCCA_TVDA0
VCC140	K55	VCCA_TVDA0
VCC141	J55	VCCA_TVDA0
VCC142	I55	VCCA_TVDA0
VCC143	H55	VCCA_TVDA0
VCC144	G55	VCCA_TVDA0
VCC145	F55	VCCA_TVDA0
VCC146	E55	VCCA_TVDA0
VCC147	D55	VCCA_TVDA0
VCC148	C55	VCCA_TVDA0
VCC149	B55	VCCA_TVDA0
VCC150	A55	VCCA_TVDA0

UNWILL COMPUTER CORP.			
<b>MX0/M40/50E10</b>			
File	Document Number		Rev
	3017		C
Date:	Monday, July 25, 2005	Sheet	11 of 35





UNIWILL COMPUTER CORP.		
Title	<b>MX0/M40/50E10</b>	
Size	Document Number	Rev
	3017	C
Date:	Monday, July 25, 2005	Sheet 13 of 35

Change in RC 6/29

Modify 1 in R:A.



Modify 1 in R:A.

10.13 MBA\_A[13:0]

10.13 MAA\_A[13:0]


10.13 MB\_BA[2:0]

10.13 MA\_BA[2:0]





Layout note: Place one cap close to every 2 pullup resistors terminated to DDR\_VREF

# SMART POWER



VID5	VID4	VID3	VID2	VID1	VID0	VCORE	+_mV
0	1	1	0	1	1	1.276	
0	1	1	1	0	0	1.260	
0	1	1	1	1	0	1.228	
1	0	0	0	0	0	1.196	
1	0	0	0	1	0	1.164	
1	0	0	1	0	1	1.116	
1	0	0	1	1	0	1.100	
1	0	1	0	1	0	1.036	
1	0	1	0	1	1	1.020	
1	0	1	1	0	0	1.004	
1	0	1	1	1	0	0.988	
1	0	1	1	1	1	0.972	
1	0	1	1	1	1	0.956	
1	1	0	1	1	0	0.844	
1	1	1	1	1	1	0.716	

VID5	VID4	VID3	VID2	VID1	VID0	VCORE	+_mV
0	0	0	0	0	0	1.708	-0mV
0	0	0	0	1	0	1.676	-32mV
0	0	0	1	0	0	1.644	-64mV
0	0	1	0	0	0	1.580	-128mV
0	1	0	0	0	0	1.452	-256mV
0	0	1	0	1	0	1.548	
0	0	1	0	1	1	1.532	
0	0	1	1	1	0	1.516	
0	0	1	1	1	1	1.484	
0	1	0	0	0	1	1.436	
0	1	0	0	1	0	1.420	
0	1	0	1	0	0	1.388	
0	1	0	1	1	0	1.356	
0	1	1	0	0	1	1.308	
0	1	1	0	1	0	1.292	



UNIWILL COMPUTER CORP.

Title: **MX0/M40/50E10**


Size: Document Number 3017

Date: Monday, July 25, 2005


Sheet 14 of 35

Rev C

Modify 3 in R:A.




Thermistor




**Placement note**


Distance between the ICH-6 M and cap on the 'P' signal should be identical distance between the ICH-6 M and "N" signal for same pair.




Modify M30 in RB





Modify in RB.



Modify in RC.











Modify M30 in RB.



UNIWILL COMPUTER CORP.		
<b>MX0/M40/50E10</b>		
<b>SB ICH-6M-1/3</b>		
Size	Document Number	Rev
	3017	C
Date:	Monday, July 25, 2005	Sheet 15 of 35





Audio BD --> USB\_P1, USB\_P5  
IO BD --> USB\_P2, USB\_P4  
CRT BD --> USB\_P6  
USB BD --> USB\_P0  
New Card --> USB\_P3  
Buletooth Card --> USB\_P7

**UNIWILL COMPUTER CORP.**

Title: **MX0/M40/50E10**




Size: Document Number 3017  
Date: Monday, July 25, 2005








Sheet 16 of 35

Rev C



SB ICH-6M-2/3









### NEW CARD





<b>UNIWILL COMPUTER CORP.</b>		
Title <b>MX0/M40/50E10</b>		
Size	Document Number <b>DC IN / CARD BUS / FAN / MIC / BLUETOOTH</b>	Rev <b>C</b>
Date:	Monday, July 25, 2005	Sheet 18 of 35





### PANNEL SELECT

LCDSSEL2#	LCDSSEL1#	LCDSSEL0#	
L	L	L	1024X768
L	L	H	1400X1050
L	H	L	1280X800
L	H	H	1280X768
H	L	L	reserved
H	L	H	1680X1050
H	H	L	1920X1200
H	H	H	1440X900

## INVERTER





CSEL : Master = 0 / Slave = 1

R209 10K for Marvell  
R209 2.2K for Acard ARC770



Marvell

T0=OPEN(INT PD)  
T1=OPEN(INT PD)  
T2=OPEN(INT PD)  
T3=1  
T4=OPEN(INT PD)  
T5=0  
T6=OPEN(INT PD)

CONFIG0=OPEN(INT PD)  
CONFIG1=0  
CONFIG2=OPEN(INT PD)

The following system configuration is assumed:


- SSC is disabled (T2=0)
- 25MHz reference clock (T[4:3]=01b)
- No fixed UDMA mode (T5=0)
- Disable power management (T6=0)




CONFIG0=OPEN(INT PD)  
CONFIG1=0  
CONFIG2=OPEN(INT PD)

CNF	2	1	0	
Default	0	0	0	100MB/s
	0	0	1	133MB/s
	0	1	0	150MB/s



Device UDMA 150





	R252	R249
A0	5.6K-S	5.6K-S
A3	OPEN	OPEN



For Acard



Modify M30 in RB.




Modify M30 in RB.

UNIWILL COMPUTER CORP.

MX0/M40/50E10












Title		
Size	Document Number	Rev C
	3017	
SATA HDD/CD-ROM		
Date	Monday, July 25, 2005	Sheet 20 of 35

R224 10K for Marvell  
R224 2.2L for Acard ARC770






The following system configuration is assumed:


- Spread Spectrum Clocking is disabled-->(T2=0)
- 25MHz reference clock (T[4:3]=01b)
- No fixed UDMA mode (T5=0)
- Disable power management (T6=0)




Uniwill International Corp.		
Title		
MX0/M40/50E10		
Size	Document Number	Rev
	LAN 10/100	C
Date:	Monday, July 25, 2005	Sheet 21 of 35




Close to Pin 59,62,64,65




# MINI PCI CON




# AUDIO CONN



# CRT CON






# SWITCH CONN





UNIWILL COMPUTER CORP.			
Title			
<b>MX0/M40/50EIO</b>			
Size	Document Number	Rev C	
	3017	MINI PCI / AUDIO CON / CRT CONN	
Date:	Monday, July 25, 2005	Sheet	23 of 35



**K/B CONTROLLER**








UNIWILL COMPUTER CORP.		
<b>MX0/M40/50E10</b>		
CPU_CORE		Rev C
Document Number	3017	
Date:	Monday, July 25, 2005	
Sheet	25	of 35


	R346	R347	JP12	JP13	JP14	JP15	BLOCK1
DDR1(2.5V)	1K_1	1.82K_1	Open	Open	Short	Open	Non-OP
DDR2(1.8V)	10K_1	10K_1	Open	Short	Open	Short	OP





Modify 30 in R:B.




Modify 30 in R:B.



DDR Termination Power







MAX1632 shutdown current : 4~10uA ( SHDN# pin = low )  
 MAX1632 standby power : 2.5mW ~ 4mW


THERMAL SOLUTION 1:  
 USE CPUHOT# TO IMPLEMENT H/W THROTTLING AND SHUT DOWN.  
 EC READ TEMPERATURE AND CONTROL FAN.

THERMAL SOLUTION 2:  
 USE 1617 TO READ TEMPERATURE AND EC CONTROL FAN, THROTTLING AND SHUT DOWN.  
 CPU SHUT DOWN PIN IS FOR H/W PROTECT

	MAX1632	SC1404
	MAX1902	
C124	0	100pF
R82	100K_OP	100K
C122	0	100pF
R98, R250	15mR, 15mR	8mR, 8mR



UNIWILL COMPUTER CORP.		
Title		
<b>MX0/M40/50E10</b>		
Size	Document Number	Rev
	3017	C
Date:	Monday, July 25, 2005	Sheet 27 of 35





SET\_V :  
 "H" = 12.71V  
 "L" = 16.84V

CHG\_I :  
 3.2V = 2.0A  
 1.6V = 1.0A  
 0.4V = 0.1A

UNIWILL COMPUTER CORP.		
Title <b>MX0/M40/50E10</b>		
Size	Document Number	Rev
	3017	C
Date:	Monday, July 25, 2005	Sheet 28 of 35






@Modify resistor for power on sequence.









UNIWILL COMPUTER CORP.		
Title		
<b>MX0/M40/50E10</b>		
Size	Document Number	Rev
	<b>1.05V/1.5V/1.8V/2.5V/0.9V</b>	C
Date:	Monday, July 25, 2005	Sheet 30 of 35


# USB BD



<b>UNIWILL COMPUTER CORP.</b>		
Title <b>M50EA0</b>		
Size	Document Number M30E10 3017	Rev C
<b>MDC BD</b>		
Date:	Monday, July 25, 2005	Sheet 31 of 35




for M30  
common








**TOTAL POWER**

Rsense=25m ohm  
 $65 \text{ Watt } 20\text{V}/3.25\text{A}$  ,  $25\text{mV}/\text{A} \times 7 = 175 \text{ mV}/\text{A}$  ,  
 $175\text{mV}/\text{A} \times 6 = 1.05 \text{ V}/\text{A}$  ,  $1.05 \text{ V}/\text{A} / 5.99 = 175.3 \text{ mV}/\text{A}$




<b>UNIWILL COMPUTER CORP.</b>		
<b>PWRSW BOARD(M40/MX0/M50)</b>		
Size	Document Number	Rev
	<b>AC_IN/SWITCH/CONN</b>	C
Date:	Monday, July 25, 2005	Sheet 32 of 35






<b>Unwill International Corp.</b>		
<b>PWR SW BOARD(M40/MX0/M50)</b>		
Title	CRT 2/3	
Size	Document Number	Rev
3017		C
Date:	Monday, July 25, 2005	Sheet 33 of 35



# LED



# LAN



# RJ45



<b>Unwill International Corp.</b>			
<b>PWRSW BOARD(M40/MX0/M50)</b>			
Size	Document Number	Rev	
3017	LAN/LED 3/3	C	
Date:	Monday, July 25, 2005	Sheet	34 of 35

**M30 to M40/50 R:A Change Note:**

- Page 13->1.DDR SODIMM fixed pin connect to GND by EMI solution.
- Page 14->2.No smart power 2 function so del. Q28 and Q32.
- Page 15->3.Del. R619,D50 and add R158,BT1 for ME assembling.
- Page 19->4.Del. USB always have power design for new customer.
- Page 23->5.Modify system beep sound circuit for wrong design.
- Page 27->6.Add R910 to improvent AUX\_OFF# signal.
- Page 23->7.Add B70 and B71 for EMI solution.
- Page 23->8.Change signal name for right control.
- Page 23->9.Change DDC\_CLK/DDC\_DATA to 31 and 32 pin.
- Page 24->10.Del touch pad pull high resister(R204/R205).
- Page 24->11.No IR function so del pull high resister(R194/R195).
- Page 24->12.Add Q82 and R613 for selecting CPU function.
- Page 24->13.Add R446 and D63 to prevent EC leakage current issue.
- Page 26->14.Adjust R329 value for 1.5V over current protect.
- Page 27->15.Change R803 and R805 value for 3V and 5V over current protect.

**M40/50 R:A to R:B Change Note:**

- Page 13->1.DDR SODIMM fixed pin connect to GND by EMI solution.

<b>Uniwill International Corp.</b>			
<b>M40/50E10</b>			
Size	Document Number	Chang Note	Rev C
	3017		
Date:	Monday, July 25, 2005		Sheet 35 of 35