


ZRI/ZQI Block Diagram



PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : IN3
- LAYER 6 : GND
- LAYER 8 : BOT

- Charger (BQ24737RGRR)
P38
- SYSTEM 5V/3V (TPS51225RUKR)
P39
- +1.5VSUS(TPS51216)
P40
- +1.2V(TPS51211) / +2.5V
P41
- 1.1V_DUAL(TPS51211)
P42
- +VDD_CORE (ISL62771)
P43
- +VGPU_CORE(TPS51728)
P44
- +PCIE_VDDC_GFX(TPS51211)
P45
- +1.8V_GFX(TPS54318RTER)
P46
- Discharge /Thermal
P47


BOM Option

ITEM	DESCRIPTION	MARK
1	LVDS Panel Sku	LVDS@
2	eDP Panel Sku	eDP@
3	VGA Sku	EV@
4	VGA Thames Sku	EV_T@
5	VGA Mars Sku	EV_M@
6	VGA Sku for Thames and Mars stuff different value parts	EV_SP@
7	GPU 128bit Sku	EV_128@
8	GPU 128bit Sku of Special part value change	EV_128SP@
9	USB Charge Functions Sku	CH@
10	No USB Charge Functions Sku	NCH@
11	USB3.0 Re-Driver Sku	RD@
12	No USB3.0 Re-Driver Sku	NRD@
13	Always connect functions Sku	AC@
14	No Always connect functions Sku	NAC@
15	Special part value change or modify for different BOM sku	SP@
16	Key Board Back light Sku	KBL@
17	SSD Sku	SSD@
18	Touch panel Sku	TP@

Page 9 GPIO strap pin

ITEM	DESCRIPTION	MARK
1	Synaptics touch pad	SYNP@
2	ELAN touch pad	ELAN@
3	For UMA Sku	UMA@
4	ELPIDA on board DRAM	ELP@
5	HYNIX on board DRAM	HYN@

Power Sequence



Hudson M3 SMBUS


FCH SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD26 AD25	DDR / WLAN
SCLK1 SDATA1 (+3V_S5)	T7 R7	Touch Pad
SMB_EC_CLK (SCLK2) SMB_EC_DAT (SDATA2) (+3V_S5)	H19 G19	EC
SCLK3 SDATA3 (+3VPCU)	G22 G21	Not used
SCL4 SDATA4 (+3V_S5)	J19 K19	Not used

EC

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	70 69	Battery, FCH
APU_SIC_EC APU_SID_EC (+3V_S5)	67 68	APU
GPU_CLK GPU_DATA (+3V_GFX)	119 120	GPU
TPCLK TPDATA (+3V)	72 71	Touch Pad



EC	FCH	Device I2C_Device(S)			
I2Ce_1(M)	I2Cf_2(M)	Charger	Battery		ALL/S5
I2Ce_2(M)		APU			ALL
I2Ce_3(M)					
	I2Cf_3(M)	APU			S5
	I2Cf_1(M)				S5
	I2Cf_0(M)	DDR	WLAN/3G	Image Sensor	S0

EC will Conflict with FCH.
Do not mount



A10	AJ05757RT01
A8	AJ05557UT01
A6	AJ053578T01

HDT+ Connector for Debug only




Quanta Computer Inc.

PROJECT : ZRI / ZQI

Size: Document Number **APU 1/4(PCIE/UMI/GPP/HDT)** Rev A1A

Date: Wednesday, April 24, 2013 Sheet 3 of 50

Soldermask openings for all bottom side vias/TPs under FS1




A10	AJ05757RT01
A8	AJ05557UT01
A6	AJ053578T01

Quanta Computer Inc.
PROJECT : ZRI / ZQI

Size Document Number
APU 2/4(DDR3 MEM I/F) Rev A1A

Date: Wednesday, April 24, 2013 Sheet 4 of 50



Note: CLK_APU_HCLKP/N is 100MHZ SSC
 Note: CLK_DP_NSSCP/N is 100MHZ non-SSC

DMAACTIVE_L controls entry and exit from the sleep and power states


BOOT VOLTAGE				
SVC	SVD	VFIX_+VDD =VCC/GND	VFIX_+VDD =OPEN	
0	0	1.1	1.1	
0	1	1.0	1.2	
1	0	0.9	1.0	
1	1	0.8	0.8	

for normal operation
open Ra, Rb, Rc

Quanta Computer Inc.
PROJECT : ZRI / ZQI


Size	Document Number	Rev
Date	APU 3/4(Display/Misc)	A1A
Wednesday, April 24, 2013	Sheet	5 of 50

22A
Maximum IDDNBspike 33A



For EMI


22A
Maximum IDDSpike 35A




For EMI

APU POWER TABLE


PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	1.0V - 1.3V
VDDNB	+VDDNB_CORE	1.05V - 1.325V
VDDIO	+1.5VSUS	1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V



2.3A Up to DDR3-1333 @ 1.5V VDDIO



VDDP = 3.5A




VDDA = 0.75A




DECOUPLING between PROCESSOR and DIMMs

Across VDDIO and VSS split




If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows

A10	AJ05757RT01
A8	AJ05557UT01
A6	AJ053578T01





Quanta Computer Inc.
PROJECT : ZRI / ZQI




Note:LLB#, WAKE# and PWR_BTN need pull up to +3VPCU only if S5+ mode is supported

To Azalia





GEVENT12# -18# are +3V_S5


Hdaudio interface



BOLTON-M3




HUDSON-M3 Part 4 of 5




Quanta Computer Inc.
PROJECT : ZRI /ZQI


Size	Document Number	Rev
	FCH 1/5(GPIO/USB/AZ)	A1A
Date:	Wednesday, April 24, 2013	Sheet 7 of 50



RTC Circuitry(RTC)



For EMI



SATA0 HDD



SATA1 SSD




+1.1V_AVDD_SATA R284 931F_4 R278 1Kf_4 R279 1Kf_4 SATA_CALRP R285 1Kf_4 SATA_CALRN R286 1Kf_4 SATA_CALRN



Integrated Clock Mode: SATA_X1, SATA_X2 leave unconnected.



Initial BIOS set internal pull down



HUDSON-M3



BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID9
USB Charge	H					
No USB Charge	L					
Reserved		H				
VGA SKU			H			
UMA SKU			L			
AC				H		
No AC				L		
VRAM 2G					H	
VRAM 4G					L	
Non Touch Panel						H
Touch Panel						L



<= PD by cable

OnBoard RAM SETTING

ID6	ID7	ID8	
0	0	1	HYNIX DDR3L 1600 4GB H5TC4G63AFR-PBA
0	1	0	ELPIDA DDR3L 1333 4GB EDJ4216EBBG-DJ-F
0	1	1	ELPIDA DDR3L 1600 4GB EDJ4216EPBG-GNL-F
1	0	0	Disable OnBoard RAM

Quanta Computer Inc.
PROJECT : ZRI/ZQI
 Document Number: **FCH 3/5(SATA/VGA/GND/SPI)**
 Date: Wednesday, April 24, 2013 Sheet 9 of 50

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




S5 plus mode

Check to connect +3.3V A-test



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




Remove PCI_CLK2 function

REQUIRED STRAPS


	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED

FCH PWRGD CKT



DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT






Quanta Computer Inc.

PROJECT : ZRI/ZQI






Size	Document Number	Rev
	FCH 5/5(STRAP & PWRGD)	A1A
Date:	Wednesday, April 24, 2013	Sheet 11 of 50


DDR3 DIMM-A




SM_MEM BUS ADDRESS	
SO-DIMM0	1010 000
SO-DIMM1	1010 001

Place these Caps near So-Dimm A





Quanta Computer Inc.
 PROJECT : ZRI/ZQI


Size	Document Number	Rev
DDR3 SO-DIMM A	DDR3 SO-DIMM A	A1A
Date:	Wednesday, April 24, 2013	Sheet 12 of 50





1333	AKD5JGST400
1600	AKD5JGST407





Place these Caps near Memory Down






1333	AKD5JGST400
1600	AKD5JGST407


Place these Caps near Memory Down




1333	AKD5JGST400
1600	AKD5JGST407




1333	AKD5JGST400
1600	AKD5JGST407






1333	AKD5JGST400
1600	AKD5JGST407








Thames(Pro,XT) and Mars Power-on sequence PX5.0(no BACO)





Quanta Computer Inc.
PROJECT : ZRI/ZQI

Size	Document Number	Rev
	Thames_M2/ PEG*16	A1A
Date:	Wednesday, April 24, 2013	Sheet 15 of 50




MLPS

R_pu	R_pd	Bits [3:1]
NC	4.75K	000
8.45K	2K	001
4.53K	2K	010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	1M	110
4.75K	NC	111

Ra	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
1M	CS51002FB11

MLPS Bit	Bits [5:1]
PS_0	01001
PS_1	11000
PS_2	00000
PS_3	00XXXX


Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	



Mars USE

Vendor	Vendor P/N	STN B/S P/N	Size	MLPS
Hynix	H5TQ2G63DFR-11C (128M*16)	AKD5MGWTW17 * 8	2GB	000
	H5TC2G63FFR-11C (128M*16)	AKD5MZDTW05 * 8	2GB	001
Micron	MT41K256M16HA-107G (256M*16)	AKD5PGSTL05 * 8	4GB	011

SP : Mars DDR3 Memory TYPE Set



MLPS

R_pu	R_pd	Bits [3:1]
NC	4.75K	D 000
8.45K	2K	F 001
4.53K	2K	B 010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	1M	110
4.75K	NC	111


Ra	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
1M	CS51002FB11


Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	


CONFIGURATION STRAPS - SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS. NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIE Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIE Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P06A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYN	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA	GENLK_CLK GPIO8 GPIO1 GENERIC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED. THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX


System Memory Aperture size

GPIO9 BIOSROM		GPIO11 ROMIDCFG0	GPIO12 ROMIDCFG1	GPIO13 ROMIDCFG2
0	128M	0	0	0
0	256M	1	0	0
0	64M	0	1	0
0	32M	1	1	0











<VGA>





Place MVREF dividers and Caps close to ASIC




SP : Thames Pro.XT R=240ohm(CS12402FB03)
Mars R=120ohm(CS11202FB11)



Ball Name	Thames	Mars
MEM_CALRN0	240ohm	X
MEM_CALRN1	X	X
MEM_CALRN2	240ohm	X
MEM_CALRP0	240ohm	120ohm
MEM_CALRP1	X	X
MEM_CALRP2	240ohm	X



SP : Thames Pro 64bit sku not stuff









Place MVREF dividers and Caps close to ASIC




Place all these components very close to GPU (within 25mm) and keep all components close to each other
 ** This basic topology should be used for DRAM_RAT for DDR3/GDDR5
 These Capacitors and Resistor values are an example only
 The series R and || cap values will depend on the DRAM loads and will have to be calculated for different Memory, DRAM loads and board to pass Reset Signal Spec

CHANNEL A: 512MB DDR3 (64M*16*4pcs)







CHANNEL B: 512MB DDR3 (64M*16*4pcs)

EV_128@ and EV_128SP@ : Thames Pro(64bit) sku not stuff




D	AKD5MGWTW17
F	AKD5MZDTW05



D	AKD5MGWTW17
F	AKD5MZDTW05




EV_128SP@ : Thames Pro,XT R=56ohm(CS05602FB15)
Mars R=40.2ohm(CS04022FB28)




mini DP ML (DPP)




Layout Notes:
Place near Pin13 and Pin14




ESD Protect (EMC)



mDP AUX (DPP)




DP_CAD	Behavior
Low	DP signal (AC couple)
High	TMDS signal (DC couple)




Quanta Computer Inc.
PROJECT : ZRI/ZQI

Site	Document Number	Rev
	Mini DP	A1A
Date: Wednesday, April 24, 2013	Sheet	25 of 50


eDP(LDS)



LCD PW(LDS)







Backlight Control(LDS)




HDMI

ESD




EMI reserve for HDMI(EMC)


Close connector



HDMI SDVO I2C Control



HDMI HPD SENSE




Quanta Computer Inc.

PROJECT : ZRI / ZQI


Size	Document Number	Rev
	HDMI	A1A
Date: Wednesday, April 24, 2013	Sheet 27 of 50	

LAN/Card reader (LAN)




Below power trace should be > 30 mils
 VDD33
 AVDD33
 VDD_CR
 Pin LX to L1
 Below power trace should be > 20 mils
 AVDDH
 VDDIO_CR
 AVDDL
 DVDDL


Transformer (LAN)



RJ45 CONNECTOR (LAN)




SURGE (LAN)





CARD READER CONNECTOR (MMC)

SD/MMC CARD READER (MMC)



EMI




Quanta Computer Inc.

PROJECT : ZRI/ZQI


Size	Document Number	Rev
	CARD READER CONNECTOR	A1A
Date:	Wednesday, April 24, 2013	Sheet 29 of 50

MINI-CARD WLAN&BT(MPC)

+3.3V: 1000mA
 +3.3Vaux:330mA
 +1.5V:500mA




Leakage circuit (MPC)




Quanta Computer Inc.
 PROJECT : ZRI / ZQI

Size	Document Number	Rev
	MINI PCIE(WLAN/BT)	A1A
Date:	Wednesday, April 24, 2013	Sheet 30 of 50


SATA HDD



TPM




MINI-CARD SSD



rating = 1000mA @ 128G


SATA Re-driver




Quanta Computer Inc.
PROJECT : ZRI / ZQI

Size	Document Number	Rev
	SATA(HDD/SSD/TPM)	A1A
Date:	Wednesday, April 24, 2013	Sheet 31 of 50


Codec (ADO)




HEADPHONE/Mic combo (AMP)




Internal Speaker (AMP)




Power(ADO)



Mute(ADO)




INT DIP AMIC(Reserve Stereo) (AMP)




INT & EXT USB2.0

Active Low:
 1st: AL007534600 (Promate)
 2nd: AL000547005 (GMT)
 3rd: AL002501000 (DDS)





mDP USB3.0 re-driver IC



USB3_RXP1 R515 NREM@0J_4 USB3_RXP1_2
 USB3_RXN1 R519 NREM@0J_4 USB3_RXN1_2
 USB3_TXN1 R525 NREM@0J_4 USB3_TXN1_2
 USB3_TXP1 R522 NREM@0J_4 USB3_TXP1_2

Control pins setting			
EN_RXD	Device function	CM	Device function
1 (default)	Normal Operation	0 (default)	Normal Operation
0	Sleep Mode	1	Compliance Test Mode






Quanta Computer Inc.
PROJECT : ZRI/ZQI


Size	Document Number	Rev	A1A
INT&EXT USB			
Date: Wednesday, April 24, 2013		Sheet	33 of 50

USB3.0/2.0

2012-06-15
 Active High:
 1st: AL007534001 (Promate)
 2nd: AL000547006 (GMT)
 3rd: AL002511002 (DDS)




USB3.0 re-driver IC




USB Charger to 3.0


CB	SELCDP	Function
0	X	DCP autdetect with mouse/keyboard wakeup
1	0	SD charging with SDP only
1	1	SD charging with CDP or SDP only (depending on external device)




K/B(KBC)




KB_BL LED



TOUCHPAD BOARD CONN(TPD)




CPU FAN(THM)



If need to support XT(25) GPU, need check with thermal

FAN2 For GPU




Quanta Computer Inc.



PROJECT : ZRI/ZQI

Size	Document Number	Rev
	KB/TP/FAN	A1A
Date: Wednesday, April 24, 2013		Sheet 35 of 50

HOLE(OTH)




BATT Enable short pad




LED(UIF)


Power



Battery



EE RETURN-PATH CAPACITORS(EMC)




Quanta Computer Inc.

PROJECT : ZRI/ZQI

Size	Document Number	Rev
	LAN DB/ LED/ EMI/ Hole	A1A

Date: Wednesday, April 24, 2013 Sheet 36 of 50

EC(KBC)







SM BUS PU(KBC)


[8.30.31] LPC_LFRAME#	3	LFRAME#(GPIOF6)
[8.30.31] LPC_LADD	126	LAD0#(GPIOF1)
[8.30.31] LPC_LAD1	127	LAD1#(GPIOF2)
[8.30.31] LPC_LAD2	128	LAD2#(GPIOF3)
[8.30.31] LPC_LAD3	1	LAD3#(GPIOF4)
[8.11] CLK_PCI_EC	2	LCLK#(GPIOF5)
[8.31] CLKRUN#	8	GPIO11#(CLKRUN)
[7] SIO_A20GATE	121	GPIO85#(GA20)
[7] SIO_RCIN#	122	KBRST#(GPIO86)
[7] SIO_EXT_SCH#	29	ECSCG#(GPIO54)
[26] EC_FPBACK#	6	GPIO24
[32] AMP_MUTE#	124	GPIO10#(LPCPD)
[7,8.30.31] PLTRST#	7	LREST#(GPIOF7)
[30] RF_EN	123	GPIO67#(PWUREQ)
[8.31] IRQ_SERIRQ	125	SERIRQ#(GPIOF0)
[7] SIO_EXT_SM#	9	GPIO65#(SM#)
[35] MX0	54	KBSIN0#(GPIOA0)
[35] MX1	55	KBSIN1#(GPIOA1)
[35] MX2	56	KBSIN2#(GPIOA2)
[35] MX3	57	KBSIN3#(GPIOA3)
[35] MX4	58	KBSIN4#(GPIOA4)
[35] MX5	59	KBSIN5#(GPIOA5)
[35] MX6	60	KBSIN6#(GPIOA6)
[35] MX7	61	KBSIN7#(GPIOA7)
[35] MY0	53	KBSOUT0#(JENK#(GPIOB0))
[35] MY1	52	KBSOUT1#(TOK#(GPIOB1))
[35] MY2	51	KBSOUT2#(TMS#(GPIOB2))
[35] MY3	50	KBSOUT3#(TDI#(GPIOB3))
[35] MY4	49	KBSOUT4#(JEN0#(GPIOB4))
[35] MY5	48	KBSOUT5#(TD0#(GPIOB5))
[35] MY6	47	KBSOUT6#(RDY#(GPIOB6))
[35] MY7	46	KBSOUT7#(GPIOB7)
[35] MY8	45	KBSOUT8#(GPIOC0)
[35] MY9	44	KBSOUT9#(SDP_VIS)
[35] MY10	40	KBSOUT10#(P80_CLK)
[35] MY11	39	KBSOUT11#(P80_DAT)
[35] MY12	38	KBSOUT12#(GPIO64#(TEST))
[35] MY13	37	KBSOUT13#(GPIO63#(TRIST))
[35] MY14	36	KBSOUT14#(GPIO62#(XORTR))
[35] MY15	35	KBSOUT15#(GPIO61#(XOR_OUT))
[35] MY16	34	GPIO60#(KBSOUT16)
[35] MY17	33	GPIO57#(KBSOUT17)
[7.38] MBDATA	69	GPIO17#(SCL1)
[9] APU_SID_EC	67	GPIO22#(SDA1)
[5] APU_SID_EC	68	GPIO74#(SDA2)
[16] GPURT_CLK	119	GPIO23#(SCL3)
[16] GPURT_DATA	120	GPIO31#(SDA3)
[35] TPCLK	72	GPIO37#(PSCLK1)
[35] TPDATA	71	GPIO35#(PSDAT1)
[30] BT_POWERON	10	GPIO26#(PSCLK2)
[30] BT_POWERON	11	GPIO27#(PSDAT2)
[30] BT_POWERON	85	VCC_POR#
[30] BT_POWERON	86	VCC_POR
[30] BT_POWERON	12	VTT
[30] BT_POWERON	13	PECCI

SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery, FCH
SM Bus 2	APU
SM Bus 3	GPU




Placement for EC of VIN power plan



3/5VPCU reset switch (CLG)






REGN MAX voltage 6.5V
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr} = 0.793V$ for 3.965A current limit
 Pin10 ILIM=0.793V
 Rsr = 0.01ohm

		Quanta Computer Inc. PROJECT : ZRI/ZQI	
		Size Document Number Charger(BQ24737RGRR)	Rev A1A
Date: Wednesday, April 24, 2013		Sheet 38 of 50	

1/23 Don't mount PR138 by Weiting. (MT)
 Add ESD diode base on Ec FAB suggestion

1/23 Del PR140, PC110 by ME require. (MT)
 3/25 PC184 change to 0805 size by ME. require (MT)





+5VPCU
 5 Volt +/- 5%
 TDC : 6.6A
 PEAK : 8.8A
 OCP : 10A
 Width : 280mil

+3VPCU
 3.3 Volt +/- 5%
 TDC : 5.8A
 PEAK : 7.7A
 OCP : 9A
 Width : 240mil

OCP:9A
 L(ripple current)
 $= (9-5) \cdot 5 / (2.2 \mu \cdot 0.3 \text{M} \cdot 9)$
 $= 3.367 \text{A}$
 $I_{ocp} = 10 - (3.367/2) = 8.32 \text{A}$
 $V_{th} = (8.32 \text{A} \cdot 14 \text{m}\Omega) + 1 \text{mV} = 117.43 \text{mV}$
 $R(lim) = (117.43 \text{mV} \cdot 8) / 10 \mu \text{A}$
 $= 93.994 \text{K}$

OCP:9A
 L(ripple current)
 $= (9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.355 \text{M} \cdot 9)$
 $\approx 2.676 \text{A}$
 $I_{ocp} = 9 - (2.676/2) = 7.66 \text{A}$
 $V_{th} = (7.66 \text{A} \cdot 14 \text{m}\Omega) + 1 \text{mV} = 108.27 \text{mV}$
 $R(lim) = (108.27 \text{mV} \cdot 8) / 10 \mu \text{A}$
 $= 86.614 \text{K}$



TDC : 1.5A
 PEAK : 2A
 Width : 60mil

TDC : 2.5A
 PEAK : 3.4A
 Width : 100mil

TDC : 2.35A
 PEAK : 3.2A
 Width : 100mil

TDC : 1.5A
 PEAK : 2A
 Width : 60mil

Quanta Computer Inc.
 PROJECT : ZRI/ZQI


Size	Document Number	Rev
	SYSTEM 5V/3V (TPS51225)	A1A
Date:	Wednesday, April 24, 2013	Sheet 39 of 50

TDC : 0.75A
PEAK : 1A
Width : 40mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil

+1.5VSUS
1.5 Volt +/- 5%
TDC : 11.3A
PEAK : 15A
OCP : 18A
Width : 480mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil



Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge


	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

OCP=18A
I ripple current
= (19-1.5)*1.5/(0.68u*400k*19)
= 5.079A
Vtrip=18-(5.079/2)*4.3mohm
= 0.06647V
Rlimit=0.06647/10uA*8=53.183Kohm

Quanta Computer Inc.
PROJECT : ZRI/ZQI


Date: Wednesday, April 24, 2013 Sheet 40 of 50

Rev A1A



OCP=8.5A
 I ripple current
 $= (19-1.2) * 1.05 / (2.2u * 290k * 19)$
 $= 1.762A$
 $V_{trip} = 8.5 - (1.762/2) * 14mohm$
 $= 0.10666V$
 $R_{limit} = 0.10666 / 10uA * 8 = 85.322Kohm$

+1.2V
 1.2 Volt +/- 5%
 TDC : 5.25A
 PEAK : 7A
 OCP : 8.5A
 Width : 220mil




+2.5V
 2.5 Volt +/- 5%
 TDC : 0.6A
 PEAK : 0.75A
 Width : 40mil

$$V_{out} = 0.8(1 + R1/R2) = 2.5V$$


Quanta Computer Inc.
PROJECT : ZRI/ZQI

Size	Document Number	Rev
	+1.2V(TPS51211)/+2.5V	A1A







+1.1DUAL
 1.1 Volt +/- 5%
 TDC : 3.75A
 PEAK : 5A
 OCP : 6A
 Width : 150mil




OCP=6A
 L ripple current
 $= (19-1.1) * 1.1 / (2.2u * 290k * 19)$
 $= 1.624A$
 $V_{trip} = 6 - (1.624 / 2) * 14mohm$
 $= 0.0726V$
 $R_{limit} = 0.0726 / 10uA * 8 = 58.103Kohm$



+1.1V
 TDC : 2.8A
 PEAK : 3.8A
 Width : 120mil

		Quanta Computer Inc. PROJECT : ZRI/ZQI	
		Size Document Number +1.1V_DUAL(TPS51211)	Rev A1A
Date: Wednesday, April 24, 2013		Sheet 42 of 50	






+VGPU_CORE
 Continue current:30A
 Peak current:40.5A
 OCP minimum 50A
 Loadline=0mV/A


Quanta Computer Inc.
PROJECT : ZRI/ZQI
+VGPU CORE(TPS51728)


Size	Document Number	Rev
		A1A
Date:	Wednesday, April 24, 2013	Sheet 44 of 50




+0.95V
 0.95 Volt +/- 5%
 TDC : 3.2A
 PEAK : 4.3A
 OCP : 5.2A
 Width : 130mil

OCP=5.2A
 L ripple current
 $= (19 - 0.95) * 0.95 / (2.2u * 290k * 19)$
 $= 1.415A$
 $V_{trip} = 5.2 - (1.415 / 2) * 14mohm$
 $= 0.06289V$
 $R_{limit} = 0.06289 / 10uA * 8 = 50.318Kohm$

 Quanta Computer Inc. PROJECT : ZRI/ZQI		Rev
		A1A
Size	Document Number	
+1.05V(TPS51211)		
Date:	Wednesday, April 24, 2013	Sheet 45 of 50



+1.8V_GFX
 1.8 Volt +/- 5%
 TDC : 0.8A
 PEAK : 1.1A
 Width : 40mil




+1.5V_GFX
 TDC : 3A
 PEAK : 4A
 Width : 120mil


+3V_GFX
 TDC : 0.02A
 PEAK : 0.025A
 Width : 10mil

1/23 PQ5 change to 2N7002 by Weiting require.
 1/23 PC13 no use by Weiting require.
 1/23 Del PR18, function same with PR217. (MT)


Thermal protection



For EC control thermal protection (output 3.3V)

 Quanta Computer Inc. PROJECT : ZRI/ZQI		Rev
		A1A
Date:	Wednesday, April 24, 2013	Sheet 47 of 50

ZRP Power On Sequence: S5 > S0




APU Power on sequence required:


Llano APU:
 1.Group A (+1.5VSUS, +2.5V_VDDA) ramp before Group B
 (+VDD_CORE, +VDDNB_CORE, +1.2V_VDDPR)

HUDSON-M3:
 1.+3V_S5 ramp before +1.1V_DUAL
 2.+3V ramp before +1.1V
 3.+3V_S5,+3V ramping down time > 300us
 4.100us <= +3V_S5,+3V <= 40ms
 5.100us <= All power rails except +3V_S5,+3V <= 40mS

APU GROUP A power



APU GROUP B power



Power Tree Table

