









Pi3560/3660 Block Diagram

01

PCB STACK UP


- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT







GCLK_SEL = FCTSEL1

FCTSEL1 (PIN13)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96T	DOT96C	SRCT1/LCDDT_100	SRCT1/LCDDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33





0=overclocking of CPU and SRC Allowed
1 = overclocking of CPU and SRC not Allowed

0428 correct Net name PCLK_2

0519 Update BSEL default followed CPU.
0912 Short R117,R186,R189 in FAI.

PROJECT :EF7/9A
Quanta Computer Inc.




Size Custom Document Number **CLOCK GENERATOR** Rev 1A
Date: Thursday, July 09, 2009 Sheet 2 of 45



PROJECT : EF7/9A
Quanta Computer Inc.


Size B	Document Number Penryn 1/2 Host	Rev 1A
Date: Thursday, July 09, 2009	Sheet 3 of 45	

<2,6,9,10,11,12,14,15,19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,37,38,39,40,42> +3V
<2,3,5,6,8,9,12,13,14,19,22,23,34,38,40> +1.05V
<9,19,20,22,30,33,34,37> +1.5V
<34,40> VCC_CORE






0519 Del EMI filters.

Del. In power page.



0912 Replace R303 to Short in FAI.






<2,3,4,6,8,9,12,13,14,19,22,23,34,38,40> +1.05V

HOST

LOGIC-CANTIGA









- <2,9,10,11,12,14,15,19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,37,38,39,40,42> +3V
- <8,9,10,33,34,36> 1.8VSUS
- <2,3,4,5,8,9,12,13,14,19,22,23,34,38,40> +1.05V
- <9> +1.05V_PEG





MCH_CFG_5 DMIx2 selection

- Low: DMIx2
- High: DMIx4 (Default)
- MCH_CFG_16 FSB Dynamic ODT
- Low: Dynamic ODT disabled
- High: Dynamic ODT enabled (Default)
- MCH_CFG_9 PCI Express Graphic Lane
- Low: Reverse Lane
- High: Normal operation(Default)
- MCH_CFG_19 DMI Lane Reversal
- Low: Normal (Default)
- High: Lane Reserved
- MCH_CFG_6 ITPM Host Interface
- Low: ITPM Host Interface enabled
- High: ITPM Host Interface disabled (Default)
- MCH_CFG_7 Intel (R) Management Engine Crypto
- Low: Intel (R) Management Engine Crypto
- High: Intel (R) Management Engine Crypto
- Low: Intel (R) Management Engine Crypto TLS cipher suite with no confidentiality
- High: Intel (R) Management Engine Crypto TLS cipher suite with no confidentiality (Default)
- MCH_CFG_10 PCIe Lookback Enable
- Low: Enabled
- High: Disabled (Default)

- MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating
- | MCH_CFG_13 | MCH_CFG_12 | Configuration |
|------------|------------|----------------------------|
| 0 | 0 | Reserved |
| 1 | 0 | XOR Mode enabled |
| 0 | 1 | All-Z Mode enabled |
| 1 | 1 | Normal operation (Default) |












PROJECT : EF7/9A
Quanta Computer Inc.

Size Custom	Document Number Cantiga 4/5 VCC	Rev 1A
Date: Thursday, July 09, 2009	Sheet 8 of 45	



0915 Replace
 L3, L24, R307, R319, R34, R57, R80, R309, R310, R315, R43, L27
 from 00hm to short in FAI.




PROJECT : EF7/9A
Quanta Computer Inc.

Size Custom Document Number **DDR2 1/2 DIMM** Rev 1A


Date: Thursday, July 09, 2009 Sheet 10 of 45

DDRII DUAL CHANNEL A,B.





DDRII A CHANNEL



DDRII B CHANNEL





Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM






<2,3,4,5,6,8,9,13,14,19,22,23,34,38,40> +1.05V
<2,4,6,9,10,11,14,15,19,20,21,22,23,24,25,26,29,30,31,32,33,34,35,36,37,38,39,40,42> +3V

PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD > 2.2A



Near BGA



- U25A
BGA964-NVIDIA-NB9P-GS
COMMON
- AK16 PEX_IOVDD_1
 - AK17 PEX_IOVDD_2
 - AK21 PEX_IOVDD_3
 - AK24 PEX_IOVDD_4
 - AK27 PEX_IOVDD_5
 - AG11 PEX_IOVDDQ_1
 - AG12 PEX_IOVDDQ_2
 - AG13 PEX_IOVDDQ_3
 - AG15 PEX_IOVDDQ_4
 - AG16 PEX_IOVDDQ_5
 - AG17 PEX_IOVDDQ_6
 - AG18 PEX_IOVDDQ_7
 - AG22 PEX_IOVDDQ_8
 - AG23 PEX_IOVDDQ_9
 - AG24 PEX_IOVDDQ_10
 - AG25 PEX_IOVDDQ_11
 - AG26 PEX_IOVDDQ_12
 - AJ14 PEX_IOVDDQ_13
 - AJ15 PEX_IOVDDQ_14
 - AJ19 PEX_IOVDDQ_15
 - AJ21 PEX_IOVDDQ_16
 - AJ22 PEX_IOVDDQ_17
 - AJ24 PEX_IOVDDQ_18
 - AJ25 PEX_IOVDDQ_19
 - AJ26 PEX_IOVDDQ_20
 - AK18 PEX_IOVDDQ_21
 - AK20 PEX_IOVDDQ_22
 - AK23 PEX_IOVDDQ_23
 - AK26 PEX_IOVDDQ_24
 - AL16 PEX_IOVDDQ_25

PCI EXPRESS

- J10 VDD33_1
- J11 VDD33_2
- J12 VDD33_3
- J13 VDD33_4
- J19 VDD33_5

- AD20 VDD_SENSE
- D35 NC_9/VDD_SENSE
- P7 NC_16/VDD_SENSE
- AD19 GND_SENSE
- E35 NC_10/GND_SENSE
- R7 NC_17/GND_SENSE

- AG14 PEX_PLLVDD
- AG19 PEX_CAL_PD_VDDQ/PEX_SVDD_3V3
- F7 NC_12/PEX_SVDD_3V3

- AG20 PEX_CAL_PU_GND/NC
- A2 NC_1
- AB7 NC_2
- AD6 NC_3
- AE6 NC_4
- AG6 NC_5
- AJ5 NC_6
- AK15 NC_7
- AL7 NC_8
- E7 NC_11
- H32 NC_13
- M7 NC_14
- P6 NC_15
- U7 NC_18
- V6 NC_19

- AP17 PEG_TX0 <6>
- AN17 PEG_TX0# <6>
- AN19 PEG_TX1 <6>
- AF19 PEG_TX1# <6>
- AR19 PEG_TX2 <6>
- AR20 PEG_TX2# <6>
- AP20 PEG_TX3 <6>
- AN20 PEG_TX3# <6>
- AP22 PEG_TX4 <6>
- AR22 PEG_TX4# <6>
- AP23 PEG_TX5 <6>
- AR23 PEG_TX5# <6>
- AP23 PEG_TX6 <6>
- AN23 PEG_TX6# <6>
- AN25 PEG_TX7 <6>
- AP25 PEG_TX7# <6>
- AR25 PEG_TX8 <6>
- AR26 PEG_TX8# <6>
- AP26 PEG_TX9 <6>
- AN26 PEG_TX9# <6>
- AN28 PEG_TX10 <6>
- AP28 PEG_TX10# <6>
- AR28 PEG_TX11 <6>
- AR29 PEG_TX11# <6>
- AP29 PEG_TX12 <6>
- AN29 PEG_TX12# <6>
- AN31 PEG_TX13 <6>
- AP31 PEG_TX13# <6>
- AR31 PEG_TX14 <6>
- AR32 PEG_TX14# <6>
- AR34 PEG_TX15 <6>
- AP34 PEG_TX15# <6>

- AL17 C PEG_RX0 C133 .1U/10V_4
- AM17 C PEG_RX#0 C123 .1U/10V_4
- AM18 C PEG_RX1 C135 .1U/10V_4
- AM19 C PEG_RX#1 C143 .1U/10V_4
- AL19 C PEG_RX2 C145 .1U/10V_4
- AK19 C PEG_RX#2 C155 .1U/10V_4
- AL20 C PEG_RX3 C151 .1U/10V_4
- AM20 C PEG_RX#3 C162 .1U/10V_4
- AM21 C PEG_RX4 C168 .1U/10V_4
- AM22 C PEG_RX#4 C174 .1U/10V_4
- AL22 C PEG_RX5 C190 .1U/10V_4
- AK22 C PEG_RX#5 C198 .1U/10V_4
- AL23 C PEG_RX6 C175 .1U/10V_4
- AM23 C PEG_RX#6 C191 .1U/10V_4
- AM24 C PEG_RX7 C200 .1U/10V_4
- AM25 C PEG_RX#7 C212 .1U/10V_4
- AL25 C PEG_RX8 C205 .1U/10V_4
- AK25 C PEG_RX#8 C218 .1U/10V_4
- AL26 C PEG_RX9 C221 .1U/10V_4
- AM26 C PEG_RX#9 C226 .1U/10V_4
- AM27 C PEG_RX10 C228 .1U/10V_4
- AL28 C PEG_RX#10 C236 .1U/10V_4
- AM28 C PEG_RX11 C240 .1U/10V_4
- AK28 C PEG_RX#11 C244 .1U/10V_4
- AK29 C PEG_RX12 C253 .1U/10V_4
- AL29 C PEG_RX#12 C250 .1U/10V_4
- AM29 C PEG_RX13 C242 .1U/10V_4
- AM30 C PEG_RX#13 C246 .1U/10V_4
- AM31 C PEG_RX14 C254 .1U/10V_4
- AM32 C PEG_RX#14 C263 .1U/10V_4
- AN32 C PEG_RX15 C264 .1U/10V_4
- AP32 C PEG_RX#15 C267 .1U/10V_4




- AR16 CLK_PCIE_VGA <2>
- AR17 CLK_PCIE_VGA# <2>

- AJ17 PEX_TSTCLK#R83
- AJ18 PEX_TSTCLK#

- AM16 VGA_RST#

- AR13 PEX_CLKREQ# R369
- AG21 PEX_TERM# R69
- AP35 TESTMODE R120

VGA Thermal Circuit









PROJECT : EF7/9A
Quanta Computer Inc.






Size: Custom Document Number: N10X (PCIE I/F) 1/5 Rev: 1A
Date: Thursday, July 09, 2009 Sheet: 12 of 45

U25B

RG4989-NVIDIA-NBSP-GS COMMON




<17> VMA_DQ[63..0] +1.5V_VRAM




U25C

RG4989-NVIDIA-NBSP-GS COMMON




MEMORY I/F C



PROJECT : EF7/9A
Quanta Computer Inc.

Size: Custom Document Number: N10X (MEMORY I/F) 2/5 Rev: 1A
 Date: Thursday, July 09, 2009 Sheet: 13 of 45




LVDS clk spread : Center
+/-0.5% (30-33KHZ)

TMD channel two

Display port output

PLACE CLOSE TO GPU

STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT_SS IS NOT USED



PROJECT : EF7/9A
Quanta Computer Inc.




Size Custom Document Number **N10X (DISPLAY) 3/5** Rev 1A

Date: Thursday, July 09, 2009 Sheet 14 of 45

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD0 VID0
6	OUT	N/A	NVVD0 VID1
7	OUT	N/A	NVVD0 VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLL_SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

CS31002FB26 (RES CHIP 10K 1/16W +-1% (0402))
 CS31502FB08 (RES CHIP 15K 1/16W +-1% (0402))
 CS32002FB02 (RES CHIP 20K 1/16W +-1% (0402))



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0		
ROM_SO	NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM		0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]		XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]		1110
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]		0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]		1111

Strap1->GPU swing at PCIe interface


CHIP	PCI_DEVID:	STRAP2
N10P-GE	0x0A28	1000 PU 5K
N10M-GE	0x0A68	1000 PU 5K
N10P-GS	0x0A34	0100 PD 25K

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

VRAM Configuration Table R358


RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000		Reserved		
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	H5TQ1G63BFR-12C	PD 15K
0101	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung	K4W1G1646E-EC12	PD 20K
0110		Reserved		
XXXX				
XXXX				

AKD5LZGTW00
AKD5LGGT502



DHCP ROM	
HDCP_SCL	Low: Crypto ROM Hi: I2C ROM

HDCP ROM





Fill U36 to correct p/n as Top B/S P/N (AR0QT6VB002)


PROJECT : EF7 / 9A
Quanta Computer Inc.

Size Custom	Document Number	Rev
	N10X (GPIO & STRAPS) 4/5	1A
Date: Thursday, July 09, 2009	Sheet	15 of 45

<42> +VGACORE





NVVDD Decoupling



PROJECT : EF7/9A
Quanta Computer Inc.



Size: Custom Document Number: N10X (POWER & GND) 5/5 Rev: 1A
 Date: Thursday, July 09, 2009 Sheet: 16 of 45


CHANNEL A: 256MB/512MB DDR3



CHANNEL B: 256MB/512MB DDR3

<13> VMC_DQ[63..0]
<13> VMC_DM[7..0]
<13> VMC_RDQS[7..0]





SB Strap

XOR Chain Entrance Strap

ICH9 Boot BIOS select

ICH9-M Internal VR Enable strap
(Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

ICH9-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1_05)

ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal opration(Default)
1	1	Set PCIe port config bit 1

STRAP	PCI_GNT0#	SPL_CS#1
SPI	0	1
PCI	1	0
LPC	1	1

(default)





No Reboot Strap

ACZ_SPKR	Low: Default Hi: No reboot
----------	-------------------------------






TPM physical presence


ICH_GPIO57	Low: Default
------------	--------------



<2,4,6,9,10,11,12,14,15,19,21,22,23,24,25,26,29,30,31,32,33,34,35,36,37,38,39,40,42> +1.5V
<4,9,19,22,30,33,34,37> +3V
<19,21,22,34> 3V_S5




4/28 Delete HDCP ROM block




PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT
CardBus/1394	AD21	0	E,F
/Card Reader			




Notice: GPIO55,53,51 signal has a weak internal pull-up 20k for functional strap. Don't pull-down.



PROJECT :EF7/9A
Quanta Computer Inc.

Size Custom	Document Number CH9-M 2/4 PCIE	Rev 1A
Date: Thursday, July 09, 2009	Sheet 20	of 45

<4,9,19,20,22,30,33,34,37> +1.5V
 <2,4,6,9,10,11,12,14,15,19,20,22,23,24,25,26,29,30,31,32,33,34,35,36,37,38,39,40,42> +3V
 <19,20,22,34> 3V_S5
 <20,28,30,33,34,40,42> 3VSUS






Notice: GPIO20 signal should not be pulled high for functional strap(internal pull down 20k).

Notice: GPIO49 is also a strap pin(internal pull up 20k). Don't pull-down.

0812 Del 0ohm in Ver.C.


0616 Connect GPIO38 R429 to CAMERA power ON in Ver.B



Board ID For Function	0	1
ID0, GPIO17	Camera attached	Camera NC<Default>
ID1, GPIO19	UXGA support	XGA support<Default>
ID2, GPIO21	EF7 Keyboard	EF9 Keyboard<Default>
ID3	Old EF79	EF79A
ID4	Default	
ID5	Default	

EC GPE2 Pin83 EF7 Keyboard EF9 Keyboard

Camera HW detection
 XGA/UXGA selection
 EF7/EF9 keyboard selection





0609 Define ID for Ver.B
 0626 Modify ID2 for leakage concern in Ver.B


PROJECT : EF7/9A
Quanta Computer Inc.

Size Custom Document Number CH9-M 3/4 GPIO Rev 1A
 Date: Thursday, July 09, 2009 Sheet 21 of 45

del VGA CRT Mika 2008/04/10



HDMI Interface





Per AMD suggestion, change HPD circuit and close to HDMI connector.

PROJECT : EF7/9A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Conn-CRT & HDMI	1A
Date: Thursday, July 09, 2009		Sheet 23 of 45


LVDS



0430 Connect CH:B for WUXGA
 0616 Modify Pin15 for XGA/UXGA selection in Ver.B
 Pin15
 0=UXGA, 1=XGA (Default high in ICH9 GPIO page)
 0626 Mount C349 in Ver.B


del VGA LVDS
 Mika 2008/04/10

PANEL VCC CONTROL





del VGA LVDS_DIGON
 Mika 2008/04/10

Backlight Control











del VGA LVDS_BLON
 Mika 2008/04/10


del VGA EDID I2C
 Mika 2008/04/10





LANVCC




RJ45 Connector






TBD		
PIN NAME	Location	Re-tasking
FRONT (35/36)	INTERNAL SPEAKERS	
LINE1 (23/24)	LINE-IN	SURR OUT
MIC2 (16/17)	EXT MIC	CEN / LEF OUT
LINE2 (14/15)	HP-OUT	FRONT OUT

FOR EMI SOLUTION







0922 Short R422,R373, R227 in FAI.

EAPD : codec default Low and Pull high by Windows Vista when enter Vista OS.



INTERNAL SPEAKER AMPLIFIER



PROJECT : EF7/9A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	AUDIO-AMP&JACKS	1A

Date: Thursday, July 08, 2009 Sheet 27 of 46


Fix card reader led problem
check LED request mika

<2> CLK_48M_USB_CR
For external 48Mhz clock input
pin13 pull high

For external 12Mhz clock input
pin13 floating

Card Reader Model Select

Pin 45	R273	
RTS5159-GR	0 ohm	(default)
RTS5158-GR	N.C	




Note:


SD/MMC	MS	XD
SP0		XD CD#
SP1		XD CE#
SP2	SD WP	XD D0
SP3	SD CD#	XD D1
SP4	SD DAT1	XD D2
SP5	MS BS	XD D3
SP6	MS D1	XD D4
SP7	SD DAT0	XD D5
SP8	SD DAT7	XD D6
SP9	MS INS#	XD D7
SP10	SD DAT6	XD D8
SP11	SD CLK	XD D9
SP12	SD DAT5	XD D0
SP13	SD DAT4	XD WP#
SP14	SD DAT4	XD R/B#
SP15	SD DAT3	XD WE#
SP16	SD DAT2	XD RE#
SP17		XD ALE
SP18		XD CE#
SP19		XD CLE

3VSUS <20,21,30,33,34,40,42>


5 in 1 Socket(MS, MS PRO,SD/MMC,XD)




SATA CD-ROM





0812 Del 0ohm in Ver.C.



SATA-HDD CONNECTOR




+3V: 1.2 A (3 Pin)
+5V: 1.8 A (3 Pin)





USB3

Close USB switch




USB/eSATA PORT at M/B



EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output




USB X2 at Daughter Board




Mini PCI-E Card 1
WLAN

0703 Change +3.3Vaux source to suspend power in Ver.B

<2,4,6,9,10,11,12,14,15,19,20,21,22,23,24,25,26,29,31,32,33,34,35,36,37,38,39,40,42> 3VSUS
 <4,9,19,20,22,33,34,37> +1.5V
 <2,4,6,9,10,11,12,14,15,19,20,21,22,23,24,25,26,29,31,32,33,34,35,36,37,38,39,40,42> +3V




Express Card



0627 Update Footprint (Foxconn type) in Ver.B
 0702 Add R436 to Disconnect PCIE_WAKE# in Ver.B
 0820 Update Footprint (Honda type) in Ver.C

PROJECT :EF7/9A
Quanta Computer Inc.

Size Custom Document Number Conn-Xpress Card Rev 1A
 Date: Thursday, July 09, 2009 Sheet 30 of 45



Layout Note:
Place all capacitors close to IT8512.

Layout Note:
net "3VPCU" and "RTC_VCC"
minimum trace width 12mils.

- 0616 Modify Pin83 for EF7/EF9 keyboard selection in Ver.B
- 0616 Mount R139 for EC_ACTIVE debug in Ver.B
- 0626 Correct MB_ID2EC netname in Ver.B
- 0826 Remove R139 in FAI

MB_CLK R246 4.7K 4
MB_DATA R240 4.7K 4
MBCLK R247 4.7K 4
MBDATA R239 4.7K 4
PR_INSERT# R245 10K 4

<19,22> +3VRTC
<19,24,25,30,32,33,34,35,39,41> +3VPCU
<22,23,26,27,29,32,33,34,35,37> +5V
<2,4,6,8,10,11,12,14,15,19,20,21,22,23,24,25,26,29,30,32,33,34,35,36,37,38,39,40,42> +3V

BATTLED_AMBER R238 *10K 4
BATTLED_BLUE R244 *10K 4
BL/C# R201 *10K 4

0516 Change EACTIVE

0912 Replace R187,R192,R211 to Short in FAI.

0516 Change NBWSWON control to Page33.

Battery
R210 10K 4
R222 10K 4

0812 Del 0ohm in Ver.C.


N10P power saving mode control

0428 Delete RF ON/OFF function

0505 Connect PCBEEP

TMKBC Function	
High	Enable
Low	Disable

16MBit



R?	FLASH TYPE SELECT
High	LPC/FWH FLASH ROM
Low	SPI FLASH ROM (Default)

	IT8502IX / IT8502JX IT8512DX
C723	0 0.1uF
C724	NC 1uF

For 8502JX 0729 Remove C246 for ITE8502 power sequence issue in Ver.C

PROJECT : EF7 / 9A
Quanta Computer Inc.


Size Custom Document Number EC-KBC IT8502E Rev 1A
Date: Thursday, July 09, 2009 Sheet 31 of 45

DUAL Layout for both 15.6"/16" and 18"

<2,4,6,9,10,11,12,14,15,19,20,21,22,23,24,25,26,29,30,31,33,34,35,36,37,38,39,40,42> +3V
 <22,23,26,27,29,31,33,34,35,37> +5V
 <19,24,25,30,31,33,34,35,39,41> 3VPCU

TOUCH PAD



0617 Add one more touch PAD connector for EF7 different pin definition.
 0625 Del C548/C549, Change R432/R433 to 0603 in Ver.B




0812 Del 0ohm in Ver.C.

0812 Del 0ohm in Ver.C.

0812 Del 0ohm in Ver.C.




LED Board



0617 Correct RF LED connection to WLAN_OFF# in Ver.B

DUAL Layout for both 16" and 18.4"


KEYBOARD





0625 Delete CN1 in Ver.B

0820 Add CN1 in Ver.C

0912 Update Keyboard conn. footprint in FAI.






0514 Change CP6 to 2 0402 Capacitor
 0514 Swap nets.



PROJECT : EF7/9A
Quanta Computer Inc.

Size: Custom
 Document Number: Conn-KB/TB/LEDs
 Date: Thursday, July 09, 2009
 Sheet: 32 of 45
 Rev: 1A



PROJECT : EF7/9A
Quanta Computer Inc.


Size Custom	Document Number Conn-BtoB/Fan/Holes/BT	Rev 1A
Date: Thursday, July 09, 2009	Sheet 33 of 45	

<20,21,28,30,33,40,42> 3VSUS
<24,29,33,37,38,40,42> 5VSUS


DISCHARGE

+1.8V, SMDDR_VTERM, +1.05V, +1.5V


+3V, +5V




VCC_CORE




3V_S5, 5V_S5




LANVCC



3VSUS, 5VSUS, 1.8VSUS







R138=12m ohm for 90W adapter-->current limit is 5A;




AD_ID	Current
3.5A	0.841V
3.75A	0.901V
4.4A	1.057V
4.5A	1.081V

CC_SET	Current
0.970V	2770mA
0.7V	2000mA
0.525V	1500mA
0.14V	400mA
0.0875V	250mA
0V	0mA


CELL_SET	
H	16.8V (4CELL)
L	12.6V (3CELL)




DAREF	
2A	1V
3A	1.5V
4A	2V
5A	2.5V
6A	3V




4 cell overload throttling





1.8V SUS
 Fs=400K
 TDC :10A(I_{max})
 OCP : 13A






For Discrete Only

















5 Volt +/- 5%
 Fs=400K
 Countinue current:5.5A
 OCP minimum 7A

3.3 Volt +/- 5%
 Fs=500K
 Countinue current:7A
 OCP minimum 9A



+VCC_CORE
 Fs=300K
 TDC:38A(I_{max})
 OCP :55A

Place these CAPs close to FETs

Place these CAPs close to FETs


Panasonic ERT-11VR103J
 Close to Phase 1 Inductor

Parallel to PL13
 10mil



Parallel to PC116
 10mil


PROJECT : EF7/9A
 Quanta Computer Inc.
 Size: Custom Document Number: Power-CPU (ISL6262A)
 Date: Thursday, July 08, 2009 Sheet 40 of 45

0616 Remove PC2, Mount PC1 for S5-off circuit fine tune in Ver.B
 0625 Mount PR1 to disable S5_off function in Ver.B
 0826 Remove EC non Active BOM, Add PR217 in FAI



0922 Remove PR11 for EC initial timing in FAI.





+VGA_CORE
 Fs=300K
 TDC :24A(I_{max})
 OCP :31A


7/3, Add 100UF/25V 6658

7/3, change 330UF/2.5V 7343


5/19, Add 390UF/2.5V EL 6358 PC200
 5/19, Add 10U/6.3V MLCC PC199


7/3, change 93.1k change to 75k

VGA_GPIO6	V_PWRCTRL	N10P-GE
0	0	0.8V
0	1	0.85V
1	0	0.9V
1	1	0.95V



VER : 1A





Schematics Change History

Version	Date / Author	
C	05/25 '09 Martin Chang	<ol style="list-style-type: none"> 1. Page 13. Pop R113 R117, R381, R377, R80. For channel C implement. Change R94 to 40.2 ohm Add R95, R102 to 40.2 ohm. For nVidia fine tune result. 2. Page 17, 18. Change DDR3 clock termination Resistor to parallel 243 ohm. It's follow the nvidia fine tune result. 3. Page 21. Change Q10 from MOS 2n7002 to BJT. Prentent the +3V power rising too close to SUS-power The wrong power sequence signal may happen. 4. Page 23. Del U31, U32, U33. R452, R455. Add HDMI parallel resistor 100 ohm. Change HDMI connector from AGND to GND. For EMI solution. 5. Page 25. Add R452 1M ohm at transformer. For prevent ESD damage. 6. Page 29. Change C685, 686, 687,688 to short pin. If no re-driver. those 4 CAP need short to pass SATA signal. 7. Page 31. Del R177 and short it. For EC direct connect to S5 control circuit. Fix Battory mode only mode issue. 8. Page 33. Add Hole26, 27 for MCH nuts.Remove R204 for double fan conrtal conflict. 9. Page 36, 37, 38, 39,42. Remove all the power jumper(PJP*)