


PAGE	Content
1	01 Block Diagram
2	02 System Setting
3	03 CPU_DISPLAY
4	CPU_DDR3
5	05_CPU_LPC,SPI,SMB,CLINK
6	06_CPU_POEWR
13	DDR3_TERMINATION_A
14	DDR3_ON-BOARD_A_I32
15	DDR3_ON-BOARD_A_H32
17	DDR3_SO-DIMM_1
18	DDR3_CA_DQ_VOLTAGE
20	PCH_CPT(1)_SATA,IHDA,RTC,LPC
21	PCH_CPT(2)_PCI,CLK,SMB,PEG
22	PCH_CPT(3)_FDI,DMI,SYS_PWR
23	PCH_CPT(4)_DP,LVDS,CRT
24	PCH_CPT(5)_PCI,NVRAM,USB
25	PCH_CPT(6)_CPU,GPIO,MISC
26	PCH_CPT(7)_POWER,GND
27	PCH_CPT(8)_POWER,GND
28	PCH_SPI_ROM,OTH
30	KBC_IT8517
31	KBC_KB & TP
32	RST_Reset_Circuit
33	LAN-AR8151/8161
34	LAN_RJ45
36	AUD-VT1802
37	AUD-PHONE JACK
38	AUD-SPEAKER Connector
40	CB_AU6437/6435
44	BUG_Debug
45	LVDS_Con.
46	CRT_D-SUB
47	HDMI level shifter (optional)
48	HDMI
50	FAN_Fan & Sensor
51	SATA_HDD & ODD
52	USB_PORT
53	USB3.0_PWR
54	ASM_1042_V0.9 for USB3.0
55	MINICARD(WLAN)
56	LED_INDICATOR
57	DISCHARGE_CIRCUIT
58	PRO_PROTECT
59	SKU table
60	DC_DC & BATT.Conn.
62	POWER_SWITCH_CONNECTOR
65	ME_Conn & Skew Hole
68	IO_PWR_SW&HALL_SW
70	VGA_nVIDIA_N12M-GE1_PCIE
71	VGA_nVIDIA_N12M-GE1_FB
72	VGA_nVIDIA_N12M-GE1_FB-DDR3
73	VGA-Mode D Table & strape
74	VGA_nVIDIA_N12M-GE1_Display
75	VGA_nVIDIA_N12M-GE1_XTAL
76	VGA_nVIDIA_N12M-GE1_GPIO
77	VGA-Power
80	PW_VCORE (ISL95831)
81	PW_SYSTEM (RT8206A)
82	PW_I/O_VCCP (RT8202A)
83	PW_I/O_DDR (RT8202A+up7711)
84	PW_LDO +1.8VS (LDO)
85	PW_GPU_VGA_CORE (RT8202A)
87	PW_I/O +0.8VS (LDO)
88	PW_CHARGER (MB39A132)
91	PW_LOAD_SWITCH
92	POWER_FLOWCHART
95	SYSTEM_HISTORY
96	POWER-ON_SEQUENCE
97	POWER-ON_TIMING_AC_MODE
98	POWER-ON_TIMING_DC_MODE

BLOCK DIAGRAM

X552 SCHEMATIC R1.0 DGPU=Nvidia N15V GM



Power

VCCIN Page 80

System Page 81

1.05VSUS Page 82

1.35 & 0.675 Page 83

+1.5V Page 84

Charger Page 88

Load Switch Page 91

Power Protect Page 98

Discharge Circuit
Page 57

DC & BATT. Conn.
Page 60

Screw Holes
Page 65

CMOS Camera
Page 45

PWM Fan
Page 50

Reset Circuit
Page 32

<Variant Name>


ASUS Title : Block Diagram

ASUSTek COMPUTER INC. N4 Engineer: RD1_EE3


Size Project Name









C X552MD R1.3

Date: Friday, March 14, 2014 Sheet 1 of 98



Straps





5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : CPU_CFG,RSVD,GND	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	5 of 98

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : XDP Debug Board	
ASUSTeK COMPUTER INC. NB3		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
B	S200T_Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet 7 of 98	

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : NB_****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	8 of 98

5

4

3

2

1

b

b

c


c

b

b

a

a

		Title : NB_****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	9 of 98

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : NB_****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	10 of 98

5

4

3

2

1

5

4

3

2

1

b

b

c


c

b

b

a

a

		Title : NB_****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	11 of 98

5

4

3

2

1

b

b

c


c





b

b


a

a

		Title : NB_****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	12 of 98



Kuten Refer to Intel CRB



ASUS		Title : DDR3_TERMINATION_A	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
B	S200T_Bay Trail-M	1.0	
Date: Friday, March 14, 2014	Sheet	13	of 98

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : SBU_DGPU_NB_****_R1.0	
ASUSTeK COMPUTER INC. NBS		Engineer: SZEE	
Size	Project Name	Rev	
C	X552MD	R2.0	
Date: Friday, March 14, 2014		Sheet 14 of 98	

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : DDR3_ON-BOARD_B(2)	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T_Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	15 of 98

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title : DIM_CADQ Voltage	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	18 of 98

5

4

3


2

1


Calpella Clarksfield DDR3 SO-DIMM VREFDQ Platform Design Guide Change Details

DDR3 Vref



Intel Document Number: 400755




MEM ID			
MEMID2 (GPIO23)	MEMID1 (GPIO17)	MEMID0 (GPIO16)	NOTE
0	0	0	00
0	0	1	03006-00011400 HYCHGN/MT41K5122HBR-125:8 4GB
0	1	0	03006-00011600 HYNIX/H5PC4G3AFA-PBA 4GB
0	1	1	
0	0	0	
0	0	1	
0	1	0	
0	1	1	




Near DIMM Device <5000 mil




RTC Connector



U0301E




12G20110020C




BATT2001

3VZ220mAh
07G016402032
2nd source:
07G016B02032
07G016302032
07G0163L2032

GPU
Follow X751MD 1401




WLAN



Place within 1.1" from SOC pin

Power failure solution (S0-->G3, S5-->G3):




PM_PWRROK must not glitch, need to confirm ###


need to confirm ??

need to confirm ??

RTC power well





New Add



POWER 0529



X551MA Modify




R1.1_0208-13

An RC delay circuit with a time delay in the range of 18 ms to 25 ms should be provided.






For PU/PD



PCB ID



R1.1_0208-12



5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : CPU_PCIE,USB	
ASUSTeK COMPUTER INC. NB3		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
B	S200T_Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet 23 of 98	

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B

A

A

BOM

		Title : CPU_PCHCLOCK SIGNALS
ASUSTeK COMPUTER INC. NB1		Engineer: RD1_EE2-1
Size	Project Name	Rev
B	S200T_Bay Trail-M	1.0
Date: Friday, March 14, 2014	Sheet 24 of 98	

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B


B

A



A

BOM

		Title : CPU_PCH_SYS_POWER
ASUSTeK COMPUTER INC. NB1		Engineer: RD1_EE2-1
Size	Project Name	Rev
Custom	S200T_Bay Trail-M	1.0
Date: Friday, March 14, 2014		Sheet 25 of 98




PCH SPI ROM




SMBus

EC
CPU/ GPU Thermal Sensor



X551 Modify refer to X102MA



5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : CLK_****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	S200T Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	29 of 98

5

4

3


2

1



Note
 Only 3V Tolerance
 GR1(2,4,5,6,7)
 GR2(3,4,5,6,7)
 GR3(4,5,6,7)
 GR4(5,6,7)
 GR5(6,7)
 GR6(7)

R517 Can be adjusted to Open-Drain for port.
 GPAD-GP21
 GPB0-GP07
 GP20-GP27
 GPC0-GP06
 GPD0-GP06

1.5V output, R 1.5V, MIN FALL TIME 2.5N ON DEMO BOARD 0521



FU/PD



change to high active 0527

delete 0527 pull up 0527

change by BC

replace ACAC_RELATION to HCAN_HUBIN 0128

vin change X332HD 0128

change to high active 0527





change to high active 0527

change to high active 0527

change to high active 0527


change to high active 0527

change to high active 0527




PCB ID 0531
 00 IT8585
 11 IT8985

Keyboard Connector



TouchPad Connector



Slave address: 0x2A


BOM_Note

Normal TP option -> /PS2TP
Mount: J3101, R2105, R2407, RN3002, SW3101, SW3102

ELAN SMBUS TP option -> /ELAN PAD + /CPAD
Mount: R2106, R2408, RN3008, Q3102, J3104


Synaptics SMBUS TP option -> /CPAD
Mount: J3104, R2408, RN3008





Reserved for EMI



<Variant Name>

Thermal Policy





5

4

3

2

1

D

D

C

C


B

B


A

A


<Variant Name>

		Title : SERIAL PORT	
ASUSTeK COMPUTER INC. NB1		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
Custom	X102MA_Bay Trail-M	1.0	
Date: Friday, March 14, 2014	Sheet	35	of 98


DIGITAL




Class D power down control pin 0: Power Down; 1: Power Up




For EMI







MOAT



MOAT



ANALOG



5

4

3

2

1

D

D

C

C


B

B

A


A


<Variant Name>

		Title : ****	
ASUSTeK COMPUTER INC.		Engineer: SZ_SYS2	
Size	Project Name	Rev	
C	X551CA	1.0	
Date: Friday, March 14, 2014		Sheet	38 of 98

Audio Speaker

Near codec



		Title : AUD-SPEAKER CONN.
ASUSTeK COMPUTER INC.		Engineer: SZ_SYS2
Size A	Project Name X551CA	Rev 1.0
Date: Friday, March 14, 2014		Sheet 39 of 98

A

B

C

D

E

1

1

2

2

3


3

4

4

5

5

		Title : Card Reader-AU6437	
ASUSTeK COMPUTER INC.		Engineer: SZ_SYS2	
Size	Project Name	Rev	
C	X551CA	1.0	
Date: Friday, March 14, 2014		Sheet	40 of 88


A

B

C

D


E



SDWP: Internal Pull-up
SDCDN: Internal Pull-up

SDWP = 1 Write protect
SDWP = 0 Write-able
SDCDN = 1 No card
SDCDN = 0 Card inserted

Add Q4101 RN4101 for J4100 SDWP/SDCD signal reverse



(4) OPENING/CLOSE OF SD SWITCH :

	PROTECT CONTACT		DETECT CONTACT
	WRITE PROTECT POSITION	WRITE ENABLE POSITION	
CARD UNINSERTION	CLOSE	CLOSE	CLOSE
CARD HALF INSERTION	OPEN	OPEN	CLOSE
CARD INSERTION	CLOSE	OPEN	OPEN

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : RTSS139	
ASUSTeK COMPUTER INC. NB3		Engineer: SZ_SYS2	
Size	Project Name	Rev	
C	X551CA	1.0	
Date: Friday, March 14, 2014		Sheet	42 of 98

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		Title : ****	
ASUSTeK COMPUTER INC.		Engineer: SZ_SYS2	
Size	Project Name	Rev	
C	X551CA	1.0	
Date: Friday, March 14, 2014		Sheet	43 of 98

5



4

3

2

1

LPC DEBUG PORT



		Title : DEBUG PORT
ASUSTeK COMPUTER INC.		Engineer: SZ_SYS2
Size A	Project Name X551CA	Rev 1.0
Date: Friday, March 14, 2014		Sheet 44 of 98

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : ****

ASUSTeK COMPUTER INC.

Engineer: RD1_EE2-1

Size	Project Name	Rev
A	X102MA_Bay Trail-M	1.0

Date: Friday, March 14, 2014

Sheet 46 of 98

5

4

3



2

1

DAC Signal

2nd source:
09G023152003
09G023152202
09G023152500



BOM Mount: 09G023152401




SYNC Signal



Control Signal




0428-1 EMI D3401, D3402, D4702, D5201, PD6001
change P/N to 07G028176010











Close to CONNECTOR

Near CON J4801



X552MD 01202100



ASUSTek COMPUTER INC		Title : HDMI-type D	
Engineer: RDT_EE2-1		Rev 1.0	
Size	Project Name	Date: Friday, March 14, 2014	
Custom	S200T_Bay Trail-M	Sheet 48 of 88	

5

4

3

2

1

D

D

C

C


B

B

A

A

BOM

		Title : ****
ASUSTeK COMPUTER INC		Engineer: RD1_EE2-1
Size	Project Name	Rev
B	X102MA_Bay Trail-M	1.0
Date: Friday, March 14, 2014	Sheet 49	of 98

5


4

3


2

1

GPU Thermal Sensor



CPU Thermal Sensor R5002:14Kohm-->2Kohm
 Baytrail Tj,max = 75degC (reason: Tj-sdp = 80degC)



5.3 Address Setting


NCT7717U I2C/SMBus address is 1001000xb (x is RW bit).

5.6 ALERT# point hardware power-on setting (TBD)


The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin :

	PULL-UP RESISTOR	TEMPERATURE (°C)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110


SATA HDD





SATA ODD



0520-11 Dean Merge BOM L3000 L5301 L2603 L2604 L2707
 => 1200HM/2A 09G013120802



0309-11 Dean_cost check keypart list WLANA確+1.5V 惠-
 => unstuff C5304, C5305



12003-00023700
 2nd source:
 12003-00024000

5

4

3

2

1

D

D

C


C

B


B

A

A

		Title : USB HSIC Hub	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	X102MA_Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	54 of 98

<Variant Name>

		Title : NFC
ASUSTeK COMPUTER INC. NB8		Engineer: RD1_EE2-1
Size	Project Name	Rev
A3	X102MA_Bay Trail-M	1.0
Date: Friday, March 14, 2014	Sheet	55 of 98

5

4

3

2

1

D

D

C

C


B

B


A


A

		Title : PWR_SW&HALL_SW	
ASUSTeK COMPUTER INC.		Engineer: SZ_SYS2	
Size	Project Name	Rev	
C	X551CA	1.0	
Date: Friday, March 14, 2014		Sheet	56 of 98



X102MA R1.1 0606





5

4

3

2

1

D

D

C

C


B


B

A


A









<Variant Name>

		Title : ****	
ASUSTeK COMPUTER INC.		Engineer: SZ_SYS2	
Size	Project Name	Rev	
C	X551CA	1.0	
Date: Friday, March 14, 2014		Sheet	59 of 98






Battery Connector





-Variant Name-		
file	<Title>	
Size	Document Number	Rev
C	X550	1.0
Date:	Friday, March 14, 2014	Sheet 81 of 88

PWR_SW
PWR_LED
LID_SW



<Variant Name>

		Title : B TO B CONNECTOR	
ASUSTeK COMPUTER INC.		Engineer: SZ2_Team3	
Size B	Project Name X550LC		Rev 1.0
Date: Friday, March 14, 2014		Sheet 62 of 98	

5

4

3

2

1

D

D

C


C

B


B

A








A

		Title : FP****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	X102MA Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	63 of 98







UART Debug Board








		Title : UART Debug Board
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1
Size	Project Name	Rev
B	X102MA_Bay Trail-M	1.0
Date: Friday, March 14, 2014		Sheet 64 of 98

Screw Hole & SMT Nut



LED indicator





5

4

3

2

1

D

D

C

C

B

B

A

A



Title : EMI

ASUSTeK COMPUTER INC.

Engineer: SZ_SYS2

Size
A

Project Name
X551CA

Rev
1.0

Date: Friday, March 14, 2014

Sheet 69 of 98

5

4

3

2

1





Figure 18-4. Cold Reset Sequence Requirement for Optimus

PCI EXPRESS





Table 4. PEX_I0VDD_Q Decoupling

Capacitor Type	Typical Population	H155-QM Population	H155-QV Population	H155-QM-QT Population	Location
1.0µF	X65 0402	4	4	4	Under GPU
4.7µF	X65 0603	2	2	2	Under GPU
10µF	X5R 0805	4	4	4	Near GPU
22µF	X5R 0805	4	4	4	Near GPU



Note: All GPIO, I2CA/B/C/S, DAC_H/V_SYNC, PCIe Reset, CLKREQ#, XTAL, and JTAG signals, when pulled-up, should be connected to 3V3_AGN power rail. Also PEX_PLL_HVDD and PEX_3V3_SVDD must be sourced by 3V3_AGN.

Table 3-17. PEX_PLLVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1 µF	X65 0402	1	Under GPU
1.0 µF	X5R 0603	1	Near GPU
4.7 µF	X5R 0805	1	Near GPU


Table 3-18. PEX_3V3_SVDD and PEX_PLL_HVDD Decoupling


Capacitor Type	Footprint	Population	Location
0.1 µF	X5R 0402	1	Near GPU
4.7 µF	X5R 0603	2	Near GPU




Option	GF119/GK208	GF117/GM108
R7612	/VGA	@

GPU MEMORY INTERFACE: PARTITION A








NV Suggestion per chip:
1uF x4
0.1uF x2




NV Suggestion per chip:
1uF x4
0.1uF x2




Memory_ID_Straps			
Vendor	DDR3L Memory Type	VMH Vendor Part	Part Number
HYNIX	128M*16*4 PCS (1GB)	H5TQ2G63DPR-11C (1800MHz)	03006-0040200
Micron	128M*16*4 PCS (1GB)	MT41J128M6-CT-1076-K (1800MHz)	03006-0040500


CRT DAC_A




DP(link C)



DVI(link D)



LVDS IFPA/B



LVDS IFPE/F




Table 12-1. GB20-64 and GB48-128 GPIO Description


Pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_AOH	I	FB Clamp monitor for GC6 1.0	
GPIO1	GC6_FB_EN	O	FB Enable for GC6 2.0	10K pull-down to GND
GPIO1	MEM_VDD_CTL	O	Memory VDD VIO	MEM_VDD: 50K pull-up to 3V3_AOH or pull-down to GND to set boot FRIBODI/Q voltage
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO3	LCD_VCC	O	Panel Power Enable	LEED_VCC: 100K pull-down
GPIO4	LCD_BLED	O	Panel Backlight Enable	100K pull-down
GPIO5	3V3_MAIN_EN	O	CPU power enable	10K pull-up to 3V3_AOH
GPIO6	FB_CLAMP_TGL_REQ	O	Clamp toggle request for GC6 1.0	10K pull-up to system 3.3V
GPIO7	CPU_EVENT#	I	CPU wake signal for GC6 2.0	10K pull-up to 3V3_AOH
GPIO7	SD_VISION	O	SD Vision LTR signal	100K pull-down
GPIO8	3V3_PEX_RST_MON#	I	System side PCIe reset Monitor	
GPIO9	ALERT	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AOH
GPIO9	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO10	FWW_VID	O	CPU Core VDD PWM control signal	
GPIO12	FWW_LEVEL	I	AC power detect or power supply overdrive input	100K pull-up to 3V3_AOH
GPIO13	PSI	O	Phase Shedding	10K pull-up to 3V3_AOH to enable low phase
GPIO14	HPD_A	I	Hot Plug Detect for IFFA used as DisplayPort or for IFFAB when used as Dual Link DVI	See Figure 12-9
GPIO15	HPD_C	I	Hot Plug Detect for IFFC	See Figure 12-9
GPIO16	HPD_D	I	Hot Plug Detect for IFFD	See Figure 12-9
GPIO17	HPD_E	I	Hot Plug Detect for IFFE	See Figure 12-9
GPIO19	HPD_F or HPD_B	I	Hot Plug Detect for IFF# or for IFFB when used as DisplayPort	See Figure 12-9
GPIO20	Reserved			
GPIO21	Reserved			
GPIO22	Reserved			
GPIO23	Reserved			
GPIO24	Reserved			
GPIO25	Reserved			
GPIO26	Reserved			
GPIO27	Reserved			
GPIO28	Reserved			
GPIO29	Reserved			
GPIO30	Reserved			
GPIO31	Reserved			
GPIO32	Reserved			
GPIO33	Reserved			
GPIO34	Reserved			
GPIO35	Reserved			
GPIO36	Reserved			
GPIO37	Reserved			
GPIO38	Reserved			
GPIO39	Reserved			
GPIO40	Reserved			
GPIO41	Reserved			
GPIO42	Reserved			
GPIO43	Reserved			
GPIO44	Reserved			
GPIO45	Reserved			
GPIO46	Reserved			
GPIO47	Reserved			
GPIO48	Reserved			
GPIO49	Reserved			
GPIO50	Reserved			
GPIO51	Reserved			
GPIO52	Reserved			
GPIO53	Reserved			
GPIO54	Reserved			
GPIO55	Reserved			
GPIO56	Reserved			
GPIO57	Reserved			
GPIO58	Reserved			
GPIO59	Reserved			
GPIO60	Reserved			
GPIO61	Reserved			
GPIO62	Reserved			
GPIO63	Reserved			
GPIO64	Reserved			
GPIO65	Reserved			
GPIO66	Reserved			
GPIO67	Reserved			
GPIO68	Reserved			
GPIO69	Reserved			
GPIO70	Reserved			
GPIO71	Reserved			
GPIO72	Reserved			
GPIO73	Reserved			
GPIO74	Reserved			
GPIO75	Reserved			
GPIO76	Reserved			
GPIO77	Reserved			
GPIO78	Reserved			
GPIO79	Reserved			
GPIO80	Reserved			
GPIO81	Reserved			
GPIO82	Reserved			
GPIO83	Reserved			
GPIO84	Reserved			
GPIO85	Reserved			
GPIO86	Reserved			
GPIO87	Reserved			
GPIO88	Reserved			
GPIO89	Reserved			
GPIO90	Reserved			
GPIO91	Reserved			
GPIO92	Reserved			
GPIO93	Reserved			
GPIO94	Reserved			
GPIO95	Reserved			
GPIO96	Reserved			
GPIO97	Reserved			
GPIO98	Reserved			
GPIO99	Reserved			
GPIO100	Reserved			
GPIO101	Reserved			
GPIO102	Reserved			
GPIO103	Reserved			
GPIO104	Reserved			
GPIO105	Reserved			
GPIO106	Reserved			
GPIO107	Reserved			
GPIO108	Reserved			
GPIO109	Reserved			
GPIO110	Reserved			
GPIO111	Reserved			
GPIO112	Reserved			
GPIO113	Reserved			
GPIO114	Reserved			
GPIO115	Reserved			
GPIO116	Reserved			
GPIO117	Reserved			
GPIO118	Reserved			
GPIO119	Reserved			
GPIO120	Reserved			
GPIO121	Reserved			
GPIO122	Reserved			
GPIO123	Reserved			
GPIO124	Reserved			
GPIO125	Reserved			
GPIO126	Reserved			
GPIO127	Reserved			
GPIO128	Reserved			
GPIO129	Reserved			
GPIO130	Reserved			
GPIO131	Reserved			
GPIO132	Reserved			
GPIO133	Reserved			
GPIO134	Reserved			
GPIO135	Reserved			
GPIO136	Reserved			
GPIO137	Reserved			
GPIO138	Reserved			
GPIO139	Reserved			
GPIO140	Reserved			
GPIO141	Reserved			
GPIO142	Reserved			
GPIO143	Reserved			
GPIO144	Reserved			
GPIO145	Reserved			
GPIO146	Reserved			
GPIO147	Reserved			
GPIO148	Reserved			
GPIO149	Reserved			
GPIO150	Reserved			
GPIO151	Reserved			
GPIO152	Reserved			
GPIO153	Reserved			
GPIO154	Reserved			
GPIO155	Reserved			
GPIO156	Reserved			
GPIO157	Reserved			
GPIO158	Reserved			
GPIO159	Reserved			
GPIO160	Reserved			
GPIO161	Reserved			
GPIO162	Reserved			
GPIO163	Reserved			
GPIO164	Reserved			
GPIO165	Reserved			
GPIO166	Reserved			
GPIO167	Reserved			
GPIO168	Reserved			
GPIO169	Reserved			
GPIO170	Reserved			
GPIO171	Reserved			
GPIO172	Reserved			
GPIO173	Reserved			
GPIO174	Reserved			
GPIO175	Reserved			
GPIO176	Reserved			
GPIO177	Reserved			
GPIO178	Reserved			
GPIO179	Reserved			
GPIO180	Reserved			
GPIO181	Reserved			
GPIO182	Reserved			
GPIO183	Reserved			
GPIO184	Reserved			
GPIO185	Reserved			
GPIO186	Reserved			
GPIO187	Reserved			
GPIO188	Reserved			
GPIO189	Reserved			
GPIO190	Reserved			
GPIO191	Reserved			
GPIO192	Reserved			
GPIO193	Reserved			
GPIO194	Reserved			
GPIO195	Reserved			
GPIO196	Reserved			
GPIO197	Reserved			
GPIO198	Reserved			
GPIO199	Reserved			
GPIO200	Reserved			
GPIO201	Reserved			
GPIO202	Reserved			
GPIO203	Reserved			
GPIO204	Reserved			
GPIO205	Reserved			
GPIO206	Reserved			
GPIO207	Reserved			
GPIO208	Reserved			
GPIO209	Reserved			
GPIO210	Reserved			
GPIO211	Reserved			
GPIO212	Reserved			
GPIO213	Reserved			
GPIO214	Reserved			
GPIO215	Reserved			
GPIO216	Reserved			
GPIO217	Reserved			
GPIO218	Reserved			
GPIO219	Reserved			
GPIO220	Reserved			
GPIO221	Reserved			
GPIO222	Reserved			
GPIO223	Reserved			
GPIO224	Reserved			
GPIO225	Reserved			
GPIO226	Reserved			
GPIO227	Reserved			
GPIO228	Reserved			
GPIO229	Reserved			
GPIO230	Reserved			
GPIO231	Reserved			
GPIO232	Reserved			
GPIO233	Reserved			
GPIO234	Reserved			
GPIO235	Reserved			
GPIO236	Reserved			
GPIO237	Reserved			
GPIO238	Reserved			
GPIO239	Reserved			
GPIO240	Reserved			
GPIO241	Reserved			
GPIO242	Reserved			
GPIO243	Reserved			
GPIO244	Reserved			
GPIO245	Reserved			
GPIO246	Reserved			
GPIO247	Reserved			
GPIO248	Reserved			
GPIO249	Reserved			
GPIO250	Reserved			
GPIO251	Reserved			
GPIO252	Reserved			
GPIO253	Reserved			
GPIO254	Reserved			
GPIO255	Reserved			
OVERT	OVERT	O	Active Low Thermal Catastrophic Over Temperature	10K pull-up to 3V3_AOH

Table 114. GB2-64 and GB4-128 GPIO Description



Pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_AOH	I	FB Clamp monitor for GC6 1.0	
GPIO1	GC6_FB_EN	O	FB Enable for GC6 2.0	10K pull-down to GND
GPIO1	MEM_VDD_CTL	O	Memory VDD VIO	MEM_VDD: 50K pull-up to 3V3_AOH or pull-down to GND to set boot FRIBODI/Q voltage
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO3	LCD_VCC	O	Panel Power Enable	LEED_VCC: 100K pull-down
GPIO4	LCD_BLED	O	Panel Backlight Enable	100K pull-down
GPIO5	3V3_MAIN_EN	O	CPU power enable	10K pull-up to 3V3_AOH
GPIO6	FB_CLAMP_TGL_REQ	O	Clamp toggle request for GC6 1.0	10K pull-up to system 3.3V
GPIO7	CPU_EVENT#	I	CPU wake signal for GC6 2.0	10K pull-up to 3V3_AOH
GPIO7	SD_VISION	O	SD Vision LTR signal	100K pull-down
GPIO8	3V3_PEX_RST_MON#	I	System side PCIe reset Monitor	
GPIO9	ALERT	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AOH
GPIO9	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO10	FWW_VID	O	CPU Core VDD PWM control signal	
GPIO12	FWW_LEVEL	I	AC power detect or power supply overdrive input	100K pull-up to 3V3_AOH
GPIO13	PSI	O	Phase Shedding	10K pull-up to 3V3_AOH to enable low phase
GPIO14	HPD_A	I	Hot Plug Detect for IFFA used as DisplayPort or for IFFAB when used as Dual Link DVI	See Figure 12-9
GPIO15	HPD_C	I	Hot Plug Detect for IFFC	See Figure 12-9
GPIO16	HPD_D	I	Hot Plug Detect for IFFD	See Figure 12-9
GPIO17	HPD_E	I	Hot Plug Detect for IFFE	See Figure 12-9
GPIO19	HPD_F or HPD_B	I	Hot Plug Detect for IFF# or for IFFB when used as DisplayPort	See Figure 12-9
GPIO20	Reserved			
GPIO21	Reserved			
GPIO22	Reserved			
GPIO23	Reserved			
GPIO24	Reserved			
GPIO25	Reserved			
GPIO26	Reserved			
GPIO27	Reserved			
GPIO28	Reserved			
GPIO29	Reserved			

Option	GF119/GK208	GF117/GM108
R7612	/VGA	@

XTAL



	N14M-GE/GL	Other N14x GPUs
Multi_Strap_Ref2_GND (Only on GB2-64 package)	No Connect	N/A
Multi_Strap_Ref1_GND (Only on GB2-64 package)	No Connect	N/A
Multi_Strap_Ref0_GND	No Connect	40.2k 1% to GND
Strap Mode Selected	Binary	Multi-Level



GPU RAM_CFG	GPU	VRAM Vendor	Type	F8VDD0 / F8VDDQ	Config	VRAM P/N	Max Speed CLK	D/C Min	RAM_CFG	Strap 1	Strap 2	Strap 3	Strap 4	Status
GF117	N139-GM-879	Micron	DDR3	1.5V/1.5V	128Mx16	MT41J128M16T-093G-K	1000Mhz	1324	0x1	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Samsung	DDR3	1.5V/1.5V	128Mx16	K4W4G1646D-BC1A	1000Mhz	1304	0x5	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Hynix	DDR3	1.5V/1.5V	128Mx16	H5TC2G63FR-11C	1000Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Micron	DDR3	1.5V/1.5V	256Mx16	H5TC4G63AFR-11C	1000Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Micron	DDR3L	1.35V/1.35V	128Mx16	MT41J128M16T-093G-K	900Mhz	NA	0x3	PD 10K	PU 10K	PD 10K	PU 10K	Preliminary
		Micron	DDR3L	1.35V/1.35V	128Mx16	MT41J128M16T-093G-K	900Mhz	NA	0x3	PD 10K	PU 10K	PD 10K	PU 10K	Preliminary
		Samsung	DDR3L	1.35V/1.35V	128Mx16	K4W4G1646D-BC1A	900Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Preliminary
		Hynix	DDR3L	1.35V/1.35V	256Mx16	H5TC4G63AFR-11C	900Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Micron	DDR3L	1.35V/1.35V	256Mx16	MT41J256M16H-093G-E	900Mhz	NA	0x0	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Hynix	DDR3L	1.35V/1.35V	256Mx16	H5TC2G63FR-11C	900Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Samsung	DDR3L	1.35V/1.35V	128Mx16	K4W4G1646D-BC1A	1000Mhz	1304	0x5	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Micron	DDR3	1.5V/1.5V	128Mx16	MT41J128M16T-093G-K	1000Mhz	1324	0x1	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Hynix	DDR3	1.5V/1.5V	128Mx16	H5TC2G63FR-11C	1000Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Micron	DDR3	1.5V/1.5V	256Mx16	H5TC4G63AFR-11C	1000Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Micron	DDR3L	1.35V/1.35V	256Mx16	MT41J256M16H-093G-E	900Mhz	NA	0x0	PD 10K	PU 10K	PD 10K	PU 10K	Production ready
		Hynix	DDR3L	1.35V/1.35V	256Mx16	H5TC4G63AFR-11C	900Mhz	NA	0x4	PD 10K	PU 10K	PD 10K	PU 10K	Production ready

GPU RAM_CFG	GPU	VRAM Vendor	Type	F8VDD0 / F8VDDQ	Config	VRAM P/N	Max Speed CLK	D/C Min	RAM_CFG	ROM_S1	Status
GM108	N135-GT/GM	Hynix	DDR3	1.5V/1.5V	128Mx16	H5TC2G63FR-11C	1000Mhz	NA	0x5	PD 15K	Preliminary
		Micron	DDR3L	1.35V/1.35V	128Mx16	MT41J28M16T-093G-K	1000Mhz	1322	0x7	PD 45K	Preliminary
		Samsung	DDR3	1.5V/1.5V	128Mx16	K4W4G1646D-BC1A	1000Mhz	NA	0x8	PU 5K	Preliminary
		Hynix	DDR3	1.5V/1.5V	256Mx16	H5TC4G63AFR-11C	1000Mhz	NA	0x0	PD 5K	Preliminary
		Micron	DDR3	1.5V/1.5V	256Mx16	MT41J256M16H-093G-E	1000Mhz	1322	0x1	PD 10K	Preliminary
		Samsung	DDR3L	1.35V/1.35V	256Mx16	K4W4G1646D-BC1A	1000Mhz	NA	0x2	PD 15K	Preliminary
		Hynix	DDR3L	1.35V/1.35V	256Mx16	H5TC2G63FR-11C	900Mhz	NA	0x9	PU 10K	Preliminary
		Micron	DDR3L	1.35V/1.35V	128Mx16	MT41J28M16T-093G-K	900Mhz	1322	0xA	PD 15K	Preliminary
		Samsung	DDR3L	1.35V/1.35V	128Mx16	K4W4G1646D-BC1A	900Mhz	NA	0xB	PU 20K	Preliminary
		Hynix	DDR3L	1.35V/1.35V	256Mx16	H5TC4G63AFR-11C	900Mhz	NA	0x3	PD 20K	Preliminary
		Micron	DDR3L	1.35V/1.35V	256Mx16	MT41J256M16H-093G-E	900Mhz	1322	0x4	PD 25K	Preliminary
		Samsung	DDR3L	1.35V/1.35V	256Mx16	K4W4G1646D-BC1A	900Mhz	NA	0x5	PD 30K	Preliminary
		Hynix	DDR3L	1.35V/1.35V	256Mx16	H5TC4G63AFR-11C	1000Mhz	NA	0x0	PD 5K	Preliminary
		Micron	DDR3	1.5V/1.5V	256Mx16	MT41J256M16H-093G-E	1000Mhz	1322	0x1	PD 10K	Preliminary
		Samsung	DDR3	1.5V/1.5V	256Mx16	K4W4G1646D-BC1A	1000Mhz	NA	0x2	PD 15K	Preliminary
		Hynix	DDR3L	1.35V/1.35V	256Mx16	H5TC4G63AFR-11C	900Mhz	NA	0x3	PD 20K	Preliminary
		Micron	DDR3L	1.35V/1.35V	256Mx16	MT41J256M16H-093G-E	900Mhz	1322	0x4	PD 25K	Preliminary
		Samsung	DDR3L	1.35V/1.35V	256Mx16	K4W4G1646D-BC1A	900Mhz	NA	0x5	PD 30K	Preliminary

5

4

3

2

1

D

D

C


C

B


B

A

A

		Title : VGA_****	
ASUSTeK COMPUTER INC.		Engineer: RD1_EE2-1	
Size	Project Name	Rev	
C	X102MA Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	79 of 98


+3VSUS / +5VSUS [System Power]



PT8107	TPC28T	PT8100	TPC28T	PT8105	TPC28T
+12VSUS	1	+3VSUS	1	+3VAO	1
PT8109	TPC28T	PT8101	TPC28T	PT8106	TPC28T
GND	1	+3VSUS	1	+3VA	1
PT8110	TPC28T	PT8102	TPC28T	PT8112	TPC28T
+5VSUS	1	+5VSUS	1	GND	1
GND	1	PT8103	TPC28T	PT8111	TPC28T
+5VSUS	1	+5VSUS	1	GND	1
PT8104	TPC28T	PT8108	TPC28T		
+5VAO	1	+5VA	1		

<Variant Name>



ASUS		Title : SYSTEM	
ASUSTeK COMPUTER INC. NB		Engineer: PQWER	
Size	Project Name		Rev
Custom	X102MA		0.9
Date: Friday, March 14, 2014		Sheet 81 of 98	




S3 And S5 Truth Table

State	S3	S5	VDDQ
S0	Hi	Hi	On
S3	Low	Hi	On
S4/S5	Low	Low	Off (Discharge)

State	VTTREF	VTT
S0	On	On
S3	On	Off (Hi-Z)
S4/S5	Off (Discharge)	Off (Discharge)




+1.8VSUS POWER SUPPLY




+1.35VS_CRT



10.8



ASUS		Title : PW_+1.8VA	
ASUSTeK COMPUTER INC.		Engineer:	
Size Custom	Project Name X200MA_Bay Trail-M	Rev 1.0	
Date: Friday, March 14, 2014	Sheet 84	of 98	



BOM NOTE: 1-phase need CHG PR8537 to 1Kohm (10G212100114010)




	Units	Config A	Config B	Config C	Config D
VBOOT	V	0.875	0.9	0.9	1.028
VMAX	V	1.2	1.2	1.15	1.15
VMIN	V	0.6	0.6	0.65	0.9
PR8511	Kohm	39	20	39	27
PR8518	Kohm	39	20	30	7.5
PR8515	Kohm	1.5	2	3	0
PR8517	Kohm	30	18	24	6.2
PR8522	Kohm	1.5	0	3	1.74
PC8516	nF	1.5	2.7	1.8	5.6

DGPU	Config
N14M-GE	C
N14M-LP	B
N14M-NS	B
N14M-GS	B
N14P-GV2	B
N14P-GV	B
N14P-LP	B
N14P-GS	B
N14P-GT	B

DGPU	Config
N15V-GM	D
N15S-GT	B


+1.0VSUS POWER SUPPLY



- PT8600 TPC28T
- +1.0VSUSO 1 ○
- PT8601 TPC28T
- +1.0VSUS 1 ○
- PT8602 TPC28T
- GND 1 ○
- PT8603 TPC28T
- GND 1 ○


ASUS		Title : PW_+1.0VA	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size	Project Name	Rev	
Custom	X102MA_Bay Trail-M	1.0	
Date: Friday, March 14, 2014		Sheet	86 of 88

+1.2VSUS & +1.5VS POWER SUPPLY



- PT8706 TPC28T
- +1.2VSUSO 1
- PT8705 TPC28T
- +1.2VSUS 1
- PT8704 TPC28T
- GND 1
- PT8707 TPC28T
- GND 1


+1.5VS



- PT8710 TPC28T
- +1.5VO 1
- PT8709 TPC28T
- +1.5VS 1
- PT8708 TPC28T
- GND 1
- PT8711 TPC28T
- GND 1

<Variant Name>

ASUS		Title : PW_1.2VA&1.5VS	
ASUSTeK COMPUTER INC.		Engineer: EE	
Size	Project Name		Rev
Custom	X102MA_Bay Trail-M		1.0
Date: Friday, March 14, 2014		Sheet	87 of 98



I limit : 4.1A

CHG_VCC

PR8828 SET
 0V => 0 OHM
 3.0V : 0.4V => 14k
 4.0V : 0.8V => 31.6k
 4.5V : 1.2V => 56k
 6.5V : 1.6V => 93.1k
 7.5V : 2.0V => 150k
 9.0V : 2.4V => 270k
 1.2V : 2.8V => 560k
 3.3V => @

PR8823, PR8822 SET
 PR8823=0 ohm, PR8822=@: 4 pin A/D
 PR8823=@, PR8822=100Kohm: 3 pin A/D










PR8822 & PR8823 ; PR8816 & PR8828
 Close to U3001 (EC)

2012_12_21

please check page 30,
 there is no resistors connect to GPIO7, GPIO6 pin










Load Switch



<Variant Name>


ASUS		Title : Load Switch	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size	Project Name	Rev	
Custom	X102MA_Bay Trail-M	1.0	
Date: Friday, March 14, 2014	Sheet	31	of 38





AC-IN Mode

U53 Power-On Sequence
Timing Diagram Rev.0.14



DC-IN Mode

U53 Power-On Sequence
Timing Diagram Rev.0.14

