

COMPAL CONFIDENTIAL

MODEL NAME : CDP81

PCB NO : LA-E153P

BOM P/N :

GPIO MAP: Dell GPIO map EC16 062416 Compal Only

Breckenridge 15 DSC (non-TBT)

Kabylake H

2016-07-01

REV : 0.2 (X01)

@ : Nopop Component

EMI@ : EMI Component

@EMI@ : EMI Nopop Component

ESD@ : ESD Component

@ESD@ : ESD Nopop Component

RF@ : RF Component

@RF@ : RF Nopop Component

XDP@ : XDP Component

CONN@ : Connector Component

MB PCB

Part Number	Description
DAA000CN000	PCB 1SE LA-E153P REV0 MB DSC 1

Layout Dell logo



COPYRIGHT 2016
ALL RIGHT RESERVED
REV: X01
PWB: NJWXY


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title
Cover Sheet

Security Classification	Compal Secret Data			Size	Document Number	Rev
Issued Date	2016/01/01	Deciphered Date	2017/01/01	A	LA-E153P	0.2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Friday, July 01, 2016	Sheet 1 of 74

Breckenridge 15 DSC non-TBT Block Diagram



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Block diagram

Rev 02

POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State \ power plane	+5V_ALW +3.3V_ALW +3.3V_ALW_DSW +3.3V_ALW_PCH +RTC_CELL +1.8V_PRIM +1.0V_PRIM +1.0V_PRIM_CORE +5V_ALW2 +3.3V_ALW2 +3.3V_RTC_LDO +1.0V_MPHYGT	+3.3V_SUS +1.2V_MEM +1.0V_VCCST +2.5V_MEM	+5V_RUN +3.3V_RUN +0.6V_DDR_VTT +1.2V_RUN +VCC_CORE +VCC_GT +1.0VS_VCCIO +VCC_SA +1.8V_RUN
S0	ON	ON	ON
S3	ON	ON	OFF
S5 S4/AC	ON	OFF	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF


USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				JUSB3-->Rear
USB3.0-2	SSIC-1			JNGFF2-->M2 3042(LTE)
USB3.0-3	SSIC-2			JUSB1-->Right
USB3.0-4				JUSB2-->Left
USB3.0-5				NA
USB3.0-6				NA
USB3.0-7		PCIE-1		JNGFF1-->M.2 3030(WIGIG)
USB3.0-8		PCIE-2		JNGFF1-->M.2 3030(WLAN)
USB3.0-9		PCIE-3		Card Reader
USB3.0-10		PCIE-4		LOM
		PCIE-5		
		PCIE-6		NA
		PCIE-7		
		PCIE-8		
		PCIE-9	SATA-0A	
		PCIE-10	SATA-1A	M.2 Socket 3 (Key M) M.2 2280 SSD (PCIEx4 or SATA)
		PCIE-11		
		PCIE-12		
		PCIE-13	SATA-0B	NA
		PCIE-14	SATA-1B	NA
		PCIE-15	SATA-2	JSATA1-->HDD SATA
		PCIE-16	SATA-3	NA
		PCIE-17	SATA-4	M.2 3042 (HCA or QCA LTE) SSD Cache
		PCIE-18	SATA-5	M.2 3042 (HCA or QCA LTE) SSD Cache
		PCIE-19		NA
		PCIE-20		NA

USB PORT#	DESTINATION
1	JUSB3-->Rear
2	JUSB1-->Right
3	JUSB2-->Left
4	Type C
5	NA
6	JNGFF1--> M.2 3030(BT)
7	NA
8	JNGFF2-->M2 3042(WWAN)
9	JEDP1-->Touch Screen
10	JUSH1-->USH
11	JEDP1-->Camera
12	NA

USH	H	BIO
-----	---	-----

VIDEO	DESTINATION
eDP	LCD
DDI-B	JHDMI1
DDI-C	Type-C
DDI-D	DeMux 1
	M.2 3030 (Wigig)
	MB VGA

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	IT-158	0.5
			Add Plating		
1	Top		Copper foil	0.5oz+plating	1.5
		3.8	Prepreg	1080	2.6
2	GND		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
3	IN 1		Copper foil	1oz	1.25
		3.7	Prepreg	2116H	4.3
4	GND/PWR		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
5	IN 2		Copper foil	1oz	1.25
		3.6	Prepreg	1080H x2 or PP2116HRC	4.2
6	IN 3		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
7	GND/PWR		Copper foil	1oz	1.25
		3.8	Prepreg	2116H	4.3
8	IN 4		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
9	GND		Copper foil	1oz	1.25
		3.8	Prepreg	1080	2.6
10	Bottom		Copper foil	0.5oz+plating	1.5
			Add Plating		
			SolderMask	IT-158	0.5
Overall Thickness (1.2mm ± 10%)					47.68000
					1.211072




Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Port Assignment

Size A	Document Number	Rev
	LA-E153P	0.2
Date	Tuesday, June 28, 2016	Sheet 3 of 74



SMBUS Address [0x9a]



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SMBus Block Diagram

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

Size	Document Number	Rev
B	LA-E153P	0.2
Date:	Tuesday, June 28, 2016	Sheet 5 of 74

PEG_CRX_GTX_P[0..15] << PEG_CRX_GTX_P[0..15] <47>
 PEG_CRX_GTX_N[0..15] << PEG_CRX_GTX_N[0..15] <47>
 PEG_CTX_C_GRX_P[0..15] >>> PEG_CTX_C_GRX_P[0..15] <47>
 PEG_CTX_C_GRX_N[0..15] >>> PEG_CTX_C_GRX_N[0..15] <47>

UC1C SKYLAKE_HALO


Rev. 1.0

PEG_CRX_GTX_P15	E25	PEG_RXP[0]	PEG_TXP[0]	B25	PEG_CTX_GRX_P15	CC34	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P15
PEG_CRX_GTX_N15	D25	PEG_RXN[0]	PEG_TXN[0]	A25	PEG_CTX_GRX_N15	CC35	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N15
PEG_CRX_GTX_P14	E24	PEG_RXP[1]	PEG_TXP[1]	B24	PEG_CTX_GRX_P14	CC36	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P14
PEG_CRX_GTX_N14	F24	PEG_RXN[1]	PEG_TXN[1]	C24	PEG_CTX_GRX_N14	CC37	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N14
PEG_CRX_GTX_P13	E23	PEG_RXP[2]	PEG_TXP[2]	B23	PEG_CTX_GRX_P13	CC38	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P13
PEG_CRX_GTX_N13	D23	PEG_RXN[2]	PEG_TXN[2]	A23	PEG_CTX_GRX_N13	CC39	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N13
PEG_CRX_GTX_P12	E22	PEG_RXP[3]	PEG_TXP[3]	B22	PEG_CTX_GRX_P12	CC40	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P12
PEG_CRX_GTX_N12	F22	PEG_RXN[3]	PEG_TXN[3]	C22	PEG_CTX_GRX_N12	CC41	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N12
PEG_CRX_GTX_P11	E21	PEG_RXP[4]	PEG_TXP[4]	B21	PEG_CTX_GRX_P11	CC42	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P11
PEG_CRX_GTX_N11	D21	PEG_RXN[4]	PEG_TXN[4]	A21	PEG_CTX_GRX_N11	CC43	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N11
PEG_CRX_GTX_P10	E20	PEG_RXP[5]	PEG_TXP[5]	B20	PEG_CTX_GRX_P10	CC44	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P10
PEG_CRX_GTX_N10	F20	PEG_RXN[5]	PEG_TXN[5]	C20	PEG_CTX_GRX_N10	CC45	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N10
PEG_CRX_GTX_P9	E19	PEG_RXP[6]	PEG_TXP[6]	B19	PEG_CTX_GRX_P9	CC46	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P9
PEG_CRX_GTX_N9	D19	PEG_RXN[6]	PEG_TXN[6]	A19	PEG_CTX_GRX_N9	CC47	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N9
PEG_CRX_GTX_P8	E18	PEG_RXP[7]	PEG_TXP[7]	B18	PEG_CTX_GRX_P8	CC48	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P8
PEG_CRX_GTX_N8	F18	PEG_RXN[7]	PEG_TXN[7]	C18	PEG_CTX_GRX_N8	CC49	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N8
PEG_CRX_GTX_P7	D17	PEG_RXP[8]	PEG_TXP[8]	A17	PEG_CTX_GRX_P7	CC50	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P7
PEG_CRX_GTX_N7	E17	PEG_RXN[8]	PEG_TXN[8]	B17	PEG_CTX_GRX_N7	CC51	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N7
PEG_CRX_GTX_P6	F16	PEG_RXP[9]	PEG_TXP[9]	C16	PEG_CTX_GRX_P6	CC52	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P6
PEG_CRX_GTX_N6	E16	PEG_RXN[9]	PEG_TXN[9]	B16	PEG_CTX_GRX_N6	CC53	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N6
PEG_CRX_GTX_P5	D15	PEG_RXP[10]	PEG_TXP[10]	A15	PEG_CTX_GRX_P5	CC54	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P5
PEG_CRX_GTX_N5	E15	PEG_RXN[10]	PEG_TXN[10]	B15	PEG_CTX_GRX_N5	CC55	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N5
PEG_CRX_GTX_P4	F14	PEG_RXP[11]	PEG_TXP[11]	C14	PEG_CTX_GRX_P4	CC56	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P4
PEG_CRX_GTX_N4	E14	PEG_RXN[11]	PEG_TXN[11]	B14	PEG_CTX_GRX_N4	CC57	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N4
PEG_CRX_GTX_P3	D13	PEG_RXP[12]	PEG_TXP[12]	A13	PEG_CTX_GRX_P3	CC58	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P3
PEG_CRX_GTX_N3	E13	PEG_RXN[12]	PEG_TXN[12]	B13	PEG_CTX_GRX_N3	CC59	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N3
PEG_CRX_GTX_P2	F12	PEG_RXP[13]	PEG_TXP[13]	C12	PEG_CTX_GRX_P2	CC60	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P2
PEG_CRX_GTX_N2	E12	PEG_RXN[13]	PEG_TXN[13]	B12	PEG_CTX_GRX_N2	CC61	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N2
PEG_CRX_GTX_P1	D11	PEG_RXP[14]	PEG_TXP[14]	A11	PEG_CTX_GRX_P1	CC62	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P1
PEG_CRX_GTX_N1	E11	PEG_RXN[14]	PEG_TXN[14]	B11	PEG_CTX_GRX_N1	CC63	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N1
PEG_CRX_GTX_P0	F10	PEG_RXP[15]	PEG_TXP[15]	C10	PEG_CTX_GRX_P0	CC64	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_P0
PEG_CRX_GTX_N0	E10	PEG_RXN[15]	PEG_TXN[15]	B10	PEG_CTX_GRX_N0	CC65	1	2	0.22U	0402	16V7K	PEG_CTX_C_GRX_N0
PEG_COMP	G2	PEG_RCOMP										

<17>	DMI_CRX_PTX_P0	>>>	DMI_CRX_PTX_P0	D8	DMI_RXP[0]	DMI_TXP[0]	B8	DMI_CTX_PRX_P0	>>>	DMI_CTX_PRX_P0	<17>
<17>	DMI_CRX_PTX_N0	>>>	DMI_CRX_PTX_N0	E8	DMI_RXN[0]	DMI_TXN[0]	A8	DMI_CTX_PRX_N0	>>>	DMI_CTX_PRX_N0	<17>
<17>	DMI_CRX_PTX_P1	>>>	DMI_CRX_PTX_P1	E6	DMI_RXP[1]	DMI_TXP[1]	C6	DMI_CTX_PRX_P1	>>>	DMI_CTX_PRX_P1	<17>
<17>	DMI_CRX_PTX_N1	>>>	DMI_CRX_PTX_N1	F6	DMI_RXN[1]	DMI_TXN[1]	B6	DMI_CTX_PRX_N1	>>>	DMI_CTX_PRX_N1	<17>
<17>	DMI_CRX_PTX_P2	>>>	DMI_CRX_PTX_P2	D5	DMI_RXP[2]	DMI_TXP[2]	B5	DMI_CTX_PRX_P2	>>>	DMI_CTX_PRX_P2	<17>
<17>	DMI_CRX_PTX_N2	>>>	DMI_CRX_PTX_N2	E5	DMI_RXN[2]	DMI_TXN[2]	A5	DMI_CTX_PRX_N2	>>>	DMI_CTX_PRX_N2	<17>
<17>	DMI_CRX_PTX_P3	>>>	DMI_CRX_PTX_P3	J8	DMI_RXP[3]	DMI_TXP[3]	D4	DMI_CTX_PRX_P3	>>>	DMI_CTX_PRX_P3	<17>
<17>	DMI_CRX_PTX_N3	>>>	DMI_CRX_PTX_N3	J9	DMI_RXN[3]	DMI_TXN[3]	B4	DMI_CTX_PRX_N3	>>>	DMI_CTX_PRX_N3	<17>

3 OF 14

SKL-H_BGA1440




DELL CONFIDENTIAL/PROPRIETARY








Compal Electronics, Inc.

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		







Title	KBL-H (1/8)	
Size A	Document Number	Rev
	LA-E153P	0.2
Date	Tuesday, June 28, 2016	Sheet 6 of 74



Place near JXDP1



CPU XDP



CFG0	Stall reset sequence after PCU PLL lock until de-asserted	
	No Stall	1
	Stall	0




CFG2	PEG LANE REVERSAL	
	NORMAL	1
	LANE REVERSED	0




CFG	eDP enable	
	Disabled	1
	Enabled	0

CFG5	PCI Express* Bifurcation [6:5]	
	1x8, 2x4	00
	Reserved	01

CFG6	PCI Express* Bifurcation [6:5]	
	2x8	10
	1x16	11

CFG7	PEG Training (default) PEG Train immediately following RESET# de-assertion	1
	PEG Wait for BIOS for training	0







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	KBL-H (4/8)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size A	Document Number	Date		Sheet	Rev
	LA-E153P	Tuesday, June 28, 2016		9 of 74	0.2









Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date 2017/01/01
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: **KBL-H (5/8)**

Size B Document Number: **LA-E153P**


Date: Tuesday, June 28, 2016 Sheet 10 of 7 Rev 0.2




Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY	
Compal Electronics, Inc.	
Title	KBL-H (6/8)
Size	Document Number
B	LA-E153P
Date:	Tuesday, June 28, 2016
Sheet	11 of 7
Rev	0.2




For SKL-H 4+2
Remove VCCOPC/VCCEPIO/
VCCOPC_1P8 Cap



Remove to Power (+VCC_SA cap)






VCCGT_SENSE AH38 → VCC_GT_SENSE <->
VSSGTX_SENSE AH35 → VSS_GT_SENSE <->
VSSGTX_SENSE AH36 → VSS_GT_SENSE <->
VCCGTX_SENSE AH36 →



Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
KBL-H (7/8)
 Document Number
LA-E153P
 Date: Tuesday, June 28, 2016 | Sheet 12 of 7



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title: KBL-H (8/8)


Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	KBL-H (8/8)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A	Document Number LA-E153P
Date	Tuesday, June 28, 2016	Sheet	13 of 74	Rev	0.2

- <-> DDR_A_CB0..7
- <-> DDR_A_DQS0..8
- <-> DDR_A_DQ0..15
- <-> DDR_A_D16..31
- <-> DDR_A_D32..47
- <-> DDR_A_D48..63
- <-> DDR_A_MA0..16

Layout Note:
Place near JDIMM1




Layout Note:
Place near JDIMM1.258





DIMM Select

	SA0	SA1	SA2
* DIMM1	0	0	0
DIMM2	1	0	0
DIMM3	0	1	0
DIMM4	1	1	0




* Byte[0]	DQ[7:0]	DQS/DQS#[0]
* Byte[1]	DQ[15:8]	DQS/DQS#[1]
* Byte[2]	DQ[23:16]	DQS/DQS#[2]
* Byte[3]	DQ[31:24]	DQS/DQS#[3]
* Byte[4]	DQ[39:32]	DQS/DQS#[4]
* Byte[5]	DQ[47:40]	DQS/DQS#[5]
* Byte[6]	DQ[55:48]	DQS/DQS#[6]
* Byte[7]	DQ[63:56]	DQS/DQS#[7]




- DDR_B_CB0..7
- DDR_B_DQS#0..8
- DDR_B_DQ..15
- DDR_B_D16..31
- DDR_B_D32..47
- DDR_B_D48..63
- DDR_B_MA0..16


Layout Note:
Place near JDIMM2




Layout Note:
Place near JDIMM2.258





DIMM Select



Byte	DQ[7:0]	DQS/DQS#[0]
Byte[0]	DQ[7:0]	DQS/DQS#[0]
Byte[1]	DQ[15:8]	DQS/DQS#[1]
Byte[2]	DQ[23:16]	DQS/DQS#[2]
Byte[3]	DQ[31:24]	DQS/DQS#[3]
Byte[4]	DQ[39:32]	DQS/DQS#[4]
Byte[5]	DQ[47:40]	DQS/DQS#[5]
Byte[6]	DQ[55:48]	DQS/DQS#[6]
Byte[7]	DQ[63:56]	DQS/DQS#[7]




<< 3.3V_RUN_DIMM2 >> 3.3V_RUN_DIMM2 >> << 2.5V_MEM >> << DDR_XDP_WAN_SMBDAT >> << 0.6V_DDR_VTT >>



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.
DDR4-SODIMM SLOT2

Security Classification	Compal Secret Data		T#
Issued Date	2016/01/01	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Doc No	Document Number		Rev
LA-E153P			02
Date	Tuesday, June 28, 2016	Sheet	16 of 74



M.2 Socket 3 (Key M)

M.2 Socket 3 (Key M)




M.2 Socket 3 (Key M)

SATA HDD

M.2 3042 HCA or QCA LTE SSD Cache

M.2 3042 HCA or QCA LTE SSD Cache



SP5GPO	1	2280_PCIE_SATA#	0=SATA	1=PCIE
SP5GP1	0	SATAGP1	1=SATA	0=PCIE
SP5GP2	1	HDD_DET#	0=SATA	1=PCIE
SP5GP3	0	SATAGP3	1=SATA	0=PCIE
SP5GP4	1	3042_PCIE#_SATA	1=SATA	0=PCIE




DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.





Security Classification	Compal Secret Data		Doc No	LA-E153P	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Document Number	LA-E153P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONIC CO., INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Tuesday, June 28, 2016	Sheet	16	of	74




WIGIG →
 WLAN →
 Card Reader →
 LAN →











9/5 MOW
 Option 1. Implement a 1 kOhm pull-down resistor on the signal and de-populate the required 1 kOhm pull-up resistor. In this case, customers must ensure that the SPI flash device on the platform has HOLD functionality disabled by default.
 Note that the pull down resistor on SPI0_IO3 is only needed for SKL U/Y platforms with ES and SKL S/H platforms with pre-E51/ES1 samples.



	ESPI	LPC
RH351	33 ohm	15 ohm
RPC1	33 ohm	15 ohm
RH178, RH179, RH181, RH182, RH183, RH184	0 ohm	25 ohm






Need check






CIS link OK

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Security Classification	Compal Secret Data		Title
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-E153P
Date:	Tuesday, June 28, 2016	Sheet	19 of 7








Security Classification	Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	DELL CONFIDENTIAL/PROPRIETARY Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KABYLAKE PCH-H (5/9)
Doc Number	Document Number		Rev	
LA-E153P	LA-E153P		0.2	
Date	Tuesday, June 28, 2016	Sheet	20	of 7




BOOT BIOS Destination(Bit 6)	
HIGH	LPC
LOW(DEFAULT)	SPI




DIMM Detect	
HIGH	1 DIMM
LOW	2 DIMM



DIMM TYPE	
HIGH	Interleave
LOW	Non-Interleave




AR_DET#	
HIGH	NON AR
LOW	AR



Intel Management Engine Test Suite













DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
KABYLAKE PCH-H (6/9)
 Title: KABLAK
 Document Number: LA-E153P
 Date: Tuesday, June 28, 2016 | Sheet 21 of 7

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date 2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		



Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

DELL CONFIDENTIAL/PROPRIETARY	
Compal Electronics, Inc.	
KABYLAKE PCH-H (7/9)	
Size B	Document Number
	LA-E153P
Date: Tuesday, June 28, 2016	Sheet 22 of 7



Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

DELL CONFIDENTIAL/PROPRIETARY	
Compal Electronics, Inc.	
Title	
KABYLAK PCH-H (8/9)	
Size	Document Number
B	LA-E153P
Date:	Tuesday, June 28, 2016
Sheet	23 of 7
Rev	0.2

UH11 SPT-H_PCH

Rev. 1.3

AC18	VSS	VSS	AR5
AM4	VSS	VSS	AR7
AN10	VSS	VSS	U15
BE14	VSS	VSS	AL4
BE18	VSS	VSS	AE29
BE23	VSS	VSS	AE4
BE28	VSS	VSS	AE42
BE32	VSS	VSS	AF18
BE37	VSS	VSS	AF20
BE40	VSS	VSS	AF21
BE9	VSS	VSS	AF23
C10	VSS	VSS	AF25
C2	VSS	VSS	AF26
C28	VSS	VSS	AF28
C37	VSS	VSS	AF29
J7	VSS	VSS	AG11
K10	VSS	VSS	AG13
K27	VSS	VSS	AG31
K33	VSS	VSS	AG32
K36	VSS	VSS	AG33
K4	VSS	VSS	AG38
K42	VSS	VSS	AG4
K43	VSS	VSS	AH1
L12	VSS	VSS	AH17
L13	VSS	VSS	AH18
L15	VSS	VSS	AH20
L4	VSS	VSS	AH21
L8	VSS	VSS	AH23
L8	VSS	VSS	AH25
M35	VSS	VSS	AH26
M42	VSS	VSS	AH28
N10	VSS	VSS	AH29
N15	VSS	VSS	AH45
N19	VSS	VSS	AJ10
N22	VSS	VSS	AJ14
N24	VSS	VSS	AJ15
N35	VSS	VSS	AJ17
N36	VSS	VSS	AJ18
N4	VSS	VSS	AJ26
NM1	VSS	VSS	AJ28
N5	VSS	VSS	AJ29
P17	VSS	VSS	AJ31
P19	VSS	VSS	AJ32
P22	VSS	VSS	AJ36
P45	VSS	VSS	AK4
R10	VSS	VSS	AK42
R14	VSS	VSS	AL7
R22	VSS	VSS	AV17
R29	VSS	VSS	AV24
R33	VSS	VSS	AV27
R38	VSS	VSS	AV21
R5	VSS	VSS	AV33
T1	VSS	VSS	AV6
T2	VSS	VSS	AW13
T4	VSS	VSS	AW19
Y18	VSS	VSS	AW29
Y20	VSS	VSS	AW37
Y21	VSS	VSS	AW9
Y26	VSS	VSS	AV38
Y28	VSS	VSS	AV45
Y29	VSS	VSS	B25
A18	VSS	VSS	B3
A25	VSS	VSS	B7
A32	VSS	VSS	B40
A37	VSS	VSS	B6
AA17	VSS	VSS	BA1
AA18	VSS	VSS	BB11
AA20	VSS	VSS	BB16
AA21	VSS	VSS	BB21
AA25	VSS	VSS	BB25
AA29	VSS	VSS	BB30
AA4	VSS	VSS	BB34
AA42	VSS	VSS	B2
AB10	VSS	VSS	BD43
VSS	VSS	VSS	VSS

9 OF 12

SKL-H-PCH_BGA837



UH1L SPT-H_PCH

Rev. 1.3

C42	VSS	VSS	AB11
D10	VSS	VSS	AB7
D12	VSS	VSS	AB14
D15	VSS	VSS	AB31
D16	VSS	VSS	AB32
D17	VSS	VSS	AB38
D19	VSS	VSS	AB4
D21	VSS	VSS	AB5
D24	VSS	VSS	AC1
D25	VSS	VSS	AC20
D27	VSS	VSS	AC21
D29	VSS	VSS	AC25
D30	VSS	VSS	AC29
D31	VSS	VSS	AC45
D33	VSS	VSS	AB8
D35	VSS	VSS	AD11
D36	VSS	VSS	AD14
E13	VSS	VSS	AB15
E15	VSS	VSS	AD32
E31	VSS	VSS	AD33
E33	VSS	VSS	AD36
F44	VSS	VSS	AD4
F8	VSS	VSS	AD8
G42	VSS	VSS	AE18
G9	VSS	VSS	AE20
H17	VSS	VSS	AE21
H19	VSS	VSS	AE25
H22	VSS	VSS	AE28
H24	VSS	VSS	AL10
H27	VSS	VSS	AL11
H29	VSS	VSS	AL13
H3	VSS	VSS	AL17
H35	VSS	VSS	AL19
J10	VSS	VSS	AL24
J11	VSS	VSS	AL29
J3	VSS	VSS	AL32
J39	VSS	VSS	AL33
J5	VSS	VSS	AL38
T42	VSS	VSS	AM15
U10	VSS	VSS	AM17
U11	VSS	VSS	AM19
U14	VSS	VSS	AM22
U17	VSS	VSS	AM24
U18	VSS	VSS	AM27
U28	VSS	VSS	AM29
U29	VSS	VSS	AM45
U31	VSS	VSS	AN11
U32	VSS	VSS	AN22
U33	VSS	VSS	AN27
U38	VSS	VSS	AN31
U4	VSS	VSS	AN39
U8	VSS	VSS	AN7
V16	VSS	VSS	AN8
V20	VSS	VSS	AP11
V21	VSS	VSS	AP4
V23	VSS	VSS	AR33
V25	VSS	VSS	AR34
V29	VSS	VSS	AR42
V3	VSS	VSS	AR9
V45	VSS	VSS	AT10
W14	VSS	VSS	AT15
W31	VSS	VSS	AT36
W32	VSS	VSS	AT9
W33	VSS	VSS	AU1
W38	VSS	VSS	AU35
W4	VSS	VSS	AU36
W8	VSS	VSS	AU39
Y17	VSS	VSS	AU45
VSS	VSS	VSS	LC4




12 OF 12

SKL-H-PCH_BGA837




Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title KABYLAKE PCH-H (9/9)			
Size B	Document Number LA-E153P	Rev 0.2	Date Tuesday, June 28, 2016
Sheet 2 of 7		Date	




CV62 CV61 close to pin30 857
CV66 CV69 CV70 close to pin5 21 51




- <-> CPU_DP3_P0
- <-> CPU_DP3_N0
- <-> CPU_DP3_P1
- <-> CPU_DP3_N1
- <-> CPU_DP3_P2
- <-> CPU_DP3_N2
- <-> CPU_DP3_P3
- <-> CPU_DP3_N3

- <-> PCH_DP3_CTRL_CLK
- <-> PCH_DP3_CTRL_DATA
- <-> CPU_DP3_AUXP
- <-> CPU_DP3_AUXN

for support TMDS signal need contact SCL/SDA to P22 23



- SW1_P58338_CFG0
- SW1_P58338_PC10
- SW1_P58338_PC11
- SW1_P58338_PC20
- SW1_P58338_PC21
- SW1_P58338_CFG0
- SW1_P58338_PC10
- SW1_P58338_PC11
- SW1_P58338_PC20
- SW1_P58338_PC21



Priority : WIGI -> VGA

WIGI
VGA







Port switching control or priority configuration Internal pull down -150KΩ, 3.3V I/O
For Control Switching Mode (CFG0 = L)
SW = L Port1 is selected (default)
SW = H Port2 is selected
For Automatic Switching Mode (CFG0 = H)
SW = L Port1 has higher priority when both ports are plugged (default)
SW = H Port2 has higher priority when both ports are plugged

Vendor suggest MUX use LLEQ_PEQ=M and P10=H !!
Programmable input equalization levels, Internal pull down at ~150Kohm, 3.3V I/O
PEQ =
L default, LEQ, compensate channel loss up to 11.5dB @HBR2
H HEQ, compensate channel loss up to 14.5dB @HBR2
M LLEQ, compensate channel loss up to 8.5dB @HBR2

P10:Automatic EQ disable Internal pull down -150K ohm 3.3V I/O
P10 = L: Automatic EQ enable(default)
H: Automatic EQ disable

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date 2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


DELL CONFIDENTIAL/PROPRIETARY	
Compal Electronics, Inc.	
DP SW2 P58338	
Document Number	Rev 0.2
LA-E153P	
Date: Tuesday, June 28, 2016	Sheet 25 of 7




Enable active DDC buffer; Internal pull down at ~150kΩ, 3.3V I/O
 L passive DDC pass-through(default)
 H active DDC buffer with default threshold
 M active DDC buffer without internal pull up resistor




Receiver equalization setting; Internal pull down at ~150kΩ, 3.3V I/O
 L programmable EQ for channel loss up to 12.4dB(default)
 H programmable EQ for channel loss up to 4.3dB
 M programmable EQ for channel loss up to 8.6dB




I2C Control enable; Internal pull down at 150kΩ, 3.3V I/O
 L Pin control is selected with auto jitter cleaning(default)
 H I2C control is selected with default I2C address
 M Pin control is selected with full jitter cleaning



TMD5 output swing adjustment; Internal pull down at ~150kΩ, 3.3V I/O
 L default, 1000mV
 H increase +13%
 M reduce -13%



Output pre-emphasis setting; Internal pull down at ~150kΩ, 3.3V I/O
 L no pre-emphasis(default)
 H 1.6dB pre-emphasis
 M 2.5dB pre-emphasis




HDMI connector

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date 2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
HDMI CONN		
Title	Document Number	Rev
	LA-E153P	0.2
Date: Tuesday, June 28, 2016	Sheet	26 of 7


For TBT SW2_DP2
For non-TBT SW1_DP2

For Realtek Solution



Operation Mode Table

		POL1(P10)	
		0	1
POL2 (P9)	0	X	X
	1	ROM	EEPROM








Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
DP to VGA & VGA Conn

Title: DP to VGA & VGA Conn
Document Number: LA-E153P
Customer: Custom
Date: Tuesday, June 28 2016 | Sheet: 27 of 74



Set the USB receiver equalizer gain for upstream facing SSTXPN Internally 30k pull-up and 60k pull-down
SSEQ0 =
0: Tie 1k to GND
R: Tie 20k to GND
F: Float
1: Tie 1k to VCC

Select the DisplayPort receiver equalizer gain Internally 30k pull-up and 60k pull-down
DPEQ0 =
0: Tie 1k to GND
R: Tie 20k to GND
F: Float
1: Tie 1k to VCC

Set the USB receiver equalizer gain for downstream facing RX1 and RX2 when USB utilized Internally 30k pull-up and 60k pu I-down
USB_EQ0 =
0: Tie 1k to GND
R: Tie 20k to GND
F: Float
1: Tie 1k to VCC
















Table 8-7 TUSB546 Receiver Equalization GPIO Control

USB3.1 Downstream Facing Ports			USB 3.1 Upstream Facing Port			All DisplayPort Lanes		
EQ1 pin Level	EQ0 pin Level	EQ GAIN @5GHz (dB)	SSEQ1 pin Level	SSEQ0 pin Level	EQ GAIN @5GHz (dB)	DPEQ1 pin Level	DPEQ0 pin Level	EQ GAIN @5GHz (dB)
0	0	0	0	0	0	0	0	0
0	R	1	0	R	1	0	R	1
0	F	2	0	F	2	0	F	2
0	1	3	0	1	3	0	1	3
R	0	4	R	0	4	R	0	4
R	R	5	R	R	5	R	R	5
R	F	6	R	F	6	R	F	6
R	1	7	R	1	7	R	1	7
F	0	8	F	0	8	F	0	8
F	R	9	F	R	9	F	R	9
F	F	10	F	F	10	F	F	10
F	1	11	F	1	11	F	1	11
1	0	12	1	0	12	1	0	12
1	R	13	1	R	13	1	R	13
1	F	14	1	F	14	1	F	14
1	1	15	1	1	15	1	1	15

For Non-AR config




DIV_min	DIV_max	Factory Device Configuration	Description
0.00	0.06	0	UFP only 5V @0.9A Sink capability with Ask for Max/ or anything from 0.9-3.0A TBT A femate Modes not supported D splayPort Alternate Modes not supported TI V D supported
0.10	0.16	1	UFP only 5V @0.9A Sink capability with Ask for Max/ or anything from 0.9-3.0A TBT A femate Modes not supported D splayPort Alternate Modes - Sink, C and D pin configura TI V D supported
0.20	0.28	2	UFP only 5V @3.0A Sou ce capabli ty TBT A femate Modes not supported D splayPort Alternate Modes not supported TI V D supported
0.30	0.36	3	UFP only 5V @3.0A Sou ce capabli ty TBT A femate Modes not supported D splayPort Alternate Modes - Sink, C and D pin configura TI V D supported
0.40	0.48	4	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Sou ce capabli ty TBT A femate Modes not supported D splayPort Alternate Modes not supported TI V D supported Accepts data and power role swaps, but does not in itate
0.50	0.58	5	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Sou ce capabli ty TBT A femate Modes not supported D splayPort Alternate Modes - Source, C, D, and E pin configura tions TI V D supported Accepts power role swaps but will not in itate
0.60	0.68	6	DRP 5V @0.9-3.0A Sink capability 5V @3.0A Sou ce capabli ty TBT A femate Modes not supported D splayPort Alternate Modes - Source, C, D, and E pin configura tions TI V D supported Accepts power role swaps but will not in itate
0.70	1.00	7	Infinite boot retry from Flash to Host I/F cycles. Accepts data role swap to DRP and can initiate








Route in pass through manner so AUX can be snooped by 546








Need Link TPS65982D








place near UT7


Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title [Type C]PD Power	
Date: Tuesday, June 28, 2016				Size B	Rev 0.2
Sheet 30 of 7					









For PCIE Interface





support D3 Hot(if D3 cold PIN11,PIN27 need Add MOS on/off 3V3AUX)




718 Vender suggest.



- <19,35,39, 0> PCH_FLTRBSTA_AND
- <18> CLK_PCIE_P5
- <18> CLK_PCIE_N5
- <17> PCIE_PTX_DRX_P3
- <17> PCIE_PTX_DRX_N3
- <17> PCIE_PRX_DTX_P3
- <17> PCIE_PRX_DTX_N3





HOST_SD_WP#	SDWP_O	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
High	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
Low	Low	High	Write Protect(FW LOCK)




LINK SP070011U00 DONE

NGFF slot B Key B



STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type	m3042_PCIE#_SATA
0	GND	GND	GND	GND	SSD-SATA	Hgh
1	GND	HIGH	GND	GND	SSD-PCIE(2 lane)	Low
8	HIGH	GND	GND	GND	WWAN	Low
14	HIGH	GND	HIGH	HIGH	HCA-PCIE(1 lane)	Low
15	HIGH	HIGH	HIGH	HIGH	NA	Low

SIM Card Push-Push





T-SOL_5-991503004000-6 LINK DONE

Function	SEL	OE#
B to A	L	L
C to A	H	L
All ports Hi-Z, IC power down	X	H

11 8A0009A100
 3 1C HD388312DPRR VQFN 20P MAX/DEMOS 2M
 2nd 8A0009A100

NGFF slot A Key A









80148-3221&80148-4221 Footprint the same




Power Rating TBD

PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V				

Internal Speakers Header





For BR DSC









Table with 2 columns: Discrete (UMA) and Value (0, 1).

DELL CONFIDENTIAL/PROPRIARY Compal Secret Data EC MEC5105







Table with 2 columns: Component and Value (e.g., CLKRUN#, SHD_EXT_SMI, SHD_EXT_SMI).

Table with 3 columns: Security Classification, Issued Date, and Deciphered Date.



PAGE	ESPI	LPC
8	RC25_10K	RC8_15ohm RC13/RC27_8.2K
18	RC212_0ohm 0603	RC211_0ohm 0603
31		RE337,RE338 RE339,RE340, RE341 0_ohm
32	RE2 / RE3 0_ohm	

LPC 80Port Debug	LPC	ESPI
1	+3 3V_RUN	+3 3V_RUN
2	+3 3V_RUN	+3 3V_RUN
3	LPC_LAD0	ESPI_I00
4	LPC_LAD1	ESPI_I01
5	LPC_LAD2	ESPI_I02
6	LPC_LAD3	ESPI_I03
7	LPC_FRAME#	ESPI_CS#
8	PCH_PLTRST#	NA
9	GND	GND
10	LPC_CLOCK	ESPI_CLK







RE343	CE82	REV
240K	4700p	Single Port ACE w/o AR
130K	4700p	Single Port ACE w/AR
62K	4700p	Dual Port ACE w/o AR
33K	4700p	Dual Port ACE w/AR
8.2K	4700p	Dual Port ACE (w/AR) w/o AR)
4.3K	4700p	
2K	4700p	
1K	4700p	

RE79	CE40	REV
240K	4700p	X00
130K	4700p	
62K	4700p	
33K	4700p	
8.2K	4700p	
4.3K	4700p	
2K	4700p	
1K	4700p	

RE300	CE47	PANEL SIZE
240K	4700p	12"
130K	4700p	14"
33K	4700p	BR15 H
4.3K	4700p	BR15 P

PD_ACE_DET# rise time is measured from 5% 68%. BOARD_ID rise time is measured from 5% 68%. PANEL_ID rise time is measured from 5% 68%.





Control Byte

0	1	0	0	A2	A1	A0	R/N
---	---	---	---	----	----	----	-----




R/N = 0 = Write
R/N = 1 = Read

SMbus address 0x40

















Thermal diode mapping

5105 Channel	Location
DP1/DN1	CPU (QE3)
DP2/DN2	WiGig (QE5)
DN2a/DP2a	DDR (QE7)
DP3/DN3	NA
DP4/DN4	CPU VR (QE6)




For NUVOTON TPM





2280 SSD

NGFF slot C Key M



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


M2 2280 Socket

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		



Title	Document Number	Rev
M2 2280 Socket <td>LA-E153P <td>0.2</td> </td>	LA-E153P <td>0.2</td>	0.2
Date:	Tuesday, June 28, 2016	Sheet 0 of 7

	pin 3	pin 6	pin 13	pin 16	pin 16
Pericom	TDet_B#	NC	TDet_A#	NC	TDeT_EN
TI	GND	DEW2	GND	DEW1	GND
Parade	GND	REXT	B_EQ2	DEW	A_EQ2


SATA Repeater



	HDD_A_EQ PIN17	HDD_B_EQ PIN19	HDD_A_EQ2 PIN18	HDD_B_EQ2 PIN13	DEW1 PIN16	DEW2 PIN6	HDD_A_PRE PIN9	HDD_B_PRE PIN8
Pericom PI3EQX6741ST	PD (RN13)	PD (RN16)	PD (RN83)	PD (RN23)	NC	NC	PD (RN9)	PD (RN11)
TI SN75LVCP601	PD (RN13)	NC	PD (RN83)	PD (RN23)	NC (IPU)	NC (IPU)	PH (RN8)	PH (RN10)
Parade PS8527C	PD (RN13)	PD (RN16)	PD (RN83)	PD (RN23)	NC (1/2 VDD)	PD (RN19)	NC (1/2 VDD)	NC (1/2 VDD)




Free Fall Sensor





			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0	3dB	3dB	0	0dB	0dB
		1	6dB	6dB	1	1.5dB	1.5dB
2nd	TI	0	7dB	7dB	0	0dB	0dB
		1	9dB	9dB	1	-4dB	-2dB
3rd	Parade	EQ2	A_EQ	B_EQ		A_EM	B_EM
		(M = VDD/2)					
		0	M	2.4dB	2.4dB		
		0	0	7.4dB	7.4dB		
		0	1	14.4dB	14.4dB		
		M	M	12.2dB	12.2dB	M	-3.5dB
		M	0	9.4dB	9.4dB	1	-1.5dB
		M	1	13.3dB	13.3dB		
		1	M	6.2dB	6.2dB		
		1	0	11.2dB	11.2dB		
1	1	5dB	5dB				

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)

* red color is current setting









+5V_HDD source



DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.



Security Classification	Compal Secret Data		Title
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number LA-E153P
Date:	Tuesday, June 28, 2016	Sheet	1 of 7

For PWR SW + Charger combine IC











Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title USB SW	
Size	B	Document Number	LA-E153P		Rev 0.2
Date:	Tuesday, June 28, 2016	Sheet	2	of	7

For Breckenridge 14&15/Steamboat 14






DFB request:
main SM070003200 (NPAQ_MCM1012B900F06BP_4P)
Footprint use 2nd source SM070004400 (PANAS_EXC24CG900U_4P)
Pitch change from 0.5mm to 0.55mm




Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date 2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
JUSB2&JUSB3
 Document Number
LA-E153P
 Date: Tuesday, June 28, 2016 Sheet 3 of 7 Rev 0.2


Touch Pad



Keyboard




RSMRST circuit



HDD LED MUX



means EC can switch battery white led and HDD LED by hot key Fn H




Battery LED




Breath LED



POWER & INSTANT ON SWITCH



LED board CONN




Fiducial Mark



- FD1 FIDUCIAL MARK-D
- FD2 FIDUCIAL MARK-D
- FD3 FIDUCIAL MARK-D
- FD4 FIDUCIAL MARK-D

LED Circuit Control Table


	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1




+3.3V_WWAN/+3.3V_LAN source




+1.8V_RUN source




+3.3V_ALW_PCH/+3.3V_RUN source



+5V_RUN/+3.3V_WLAN source



BR15H Only







Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Document Number	
				LA-E153P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, June 28, 2016
Size	B	Sheet	6	of	7
Rev	0.2				

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
Power control

<8> PEG_CTX_C_GRX_P0_15	>> PEG_CTX_C_GRX_P0_15
<8> PEG_CTX_C_GRX_N0_15	>> PEG_CTX_C_GRX_N0_15
<8> PEG_CRX_GTX_P0_15	>> PEG_CRX_GTX_P0_15
<8> PEG_CRX_GTX_N0_15	>> PEG_CRX_GTX_N0_15
PEG_CRX_GTX_P0 CV 27 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P0
PEG_CRX_GTX_N0 CV 28 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N0
PEG_CRX_GTX_P1 CV 29 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P1
PEG_CRX_GTX_N1 CV 30 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N1
PEG_CRX_GTX_P2 CV 31 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P2
PEG_CRX_GTX_N2 CV 32 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N2
PEG_CRX_GTX_P3 CV 33 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P3
PEG_CRX_GTX_N3 CV 3 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N3
PEG_CRX_GTX_P CV 35 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P
PEG_CRX_GTX_N CV 36 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N
PEG_CRX_GTX_P5 CV 37 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P5
PEG_CRX_GTX_N5 CV 38 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N5
PEG_CRX_GTX_P6 CV 39 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P6
PEG_CRX_GTX_N6 CV 0 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N6
PEG_CRX_GTX_P7 CV 1 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P7
PEG_CRX_GTX_N7 CV 2 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N7
PEG_CRX_GTX_P8 CV 3 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P8
PEG_CRX_GTX_N8 CV 4 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N8
PEG_CRX_GTX_P9 CV 5 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P9
PEG_CRX_GTX_N9 CV 6 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N9
PEG_CRX_GTX_P10 CV 7 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P10
PEG_CRX_GTX_N10 CV 8 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N10
PEG_CRX_GTX_P11 CV 9 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P11
PEG_CRX_GTX_N11 CV 50 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N11
PEG_CRX_GTX_P12 CV 51 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P12
PEG_CRX_GTX_N12 CV 52 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N12
PEG_CRX_GTX_P13 CV 53 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P13
PEG_CRX_GTX_N13 CV 5 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N13
PEG_CRX_GTX_P1 CV 55 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P1
PEG_CRX_GTX_N1 CV 56 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N1
PEG_CRX_GTX_P15 CV 57 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_P15
PEG_CRX_GTX_N15 CV 58 2	1 0.22u 0 02 16V7K PEG_CRX_C_GTX_N15

PEG_CTX_C_GRX_P0 AN12	PEG_CTX_C_GTX_P0 AK14
PEG_CTX_C_GRX_N0 AN12	PEG_CRX_C_GTX_N0 AJ14
PEG_CTX_C_GRX_P1 AN14	PEG_CRX_C_GTX_P1 AH14
PEG_CTX_C_GRX_N1 AN14	PEG_CRX_C_GTX_N1 AJ14
PEG_CTX_C_GRX_P2 AP14	PEG_CRX_C_GTX_P2 AK15
PEG_CTX_C_GRX_N2 AP15	PEG_CRX_C_GTX_N2 AJ15
PEG_CTX_C_GRX_P3 AN15	PEG_CRX_C_GTX_P3 AL16
PEG_CTX_C_GRX_N3 AN15	PEG_CRX_C_GTX_N3 AK16
PEG_CTX_C_GRX_P4 AN17	PEG_CRX_C_GTX_P4 AP16
PEG_CTX_C_GRX_N4 AN17	PEG_CRX_C_GTX_N4 AJ17
PEG_CTX_C_GRX_P5 AP17	PEG_CRX_C_GTX_P5 AK17
PEG_CTX_C_GRX_N5 AP18	PEG_CRX_C_GTX_N5 AJ17
PEG_CTX_C_GRX_P6 AN18	PEG_CRX_C_GTX_P6 AK18
PEG_CTX_C_GRX_N6 AN18	PEG_CRX_C_GTX_N6 AJ18
PEG_CTX_C_GRX_P7 AN20	PEG_CRX_C_GTX_P7 AK18
PEG_CTX_C_GRX_N7 AN20	PEG_CRX_C_GTX_N7 AJ18
PEG_CTX_C_GRX_P8 AN20	PEG_CRX_C_GTX_P8 AK19
PEG_CTX_C_GRX_N8 AN20	PEG_CRX_C_GTX_N8 AJ19
PEG_CTX_C_GRX_P9 AP20	PEG_CRX_C_GTX_P9 AK19
PEG_CTX_C_GRX_N9 AP21	PEG_CRX_C_GTX_N9 AJ20
PEG_CTX_C_GRX_P10 AP20	PEG_CRX_C_GTX_P10 AK20
PEG_CTX_C_GRX_N10 AP21	PEG_CRX_C_GTX_N10 AJ20
PEG_CTX_C_GRX_P11 AP24	PEG_CRX_C_GTX_P11 AK21
PEG_CTX_C_GRX_N11 AP24	PEG_CRX_C_GTX_N11 AK21
PEG_CTX_C_GRX_P12 AN24	PEG_CRX_C_GTX_P12 AK23
PEG_CTX_C_GRX_N12 AN24	PEG_CRX_C_GTX_N12 AJ23
PEG_CTX_C_GRX_P13 AN26	PEG_CRX_C_GTX_P13 AK23
PEG_CTX_C_GRX_N13 AN26	PEG_CRX_C_GTX_N13 AJ23
PEG_CTX_C_GRX_P14 AN26	PEG_CRX_C_GTX_P14 AK24
PEG_CTX_C_GRX_N14 AN26	PEG_CRX_C_GTX_N14 AJ24
PEG_CTX_C_GRX_P15 AN27	PEG_CRX_C_GTX_P15 AK25
PEG_CTX_C_GRX_N15 AN27	PEG_CRX_C_GTX_N15 AK25
PEG_CTX_C_GTX_P0 AK14	PEG_CRX_C_GTX_P0 AK14
PEG_CRX_C_GTX_N0 AJ14	PEG_CRX_C_GTX_N0 AJ14
PEG_CRX_C_GTX_P1 AH14	PEG_CRX_C_GTX_P1 AH14
PEG_CRX_C_GTX_N1 AJ14	PEG_CRX_C_GTX_N1 AJ14
PEG_CRX_C_GTX_P2 AK15	PEG_CRX_C_GTX_P2 AK15
PEG_CRX_C_GTX_N2 AJ15	PEG_CRX_C_GTX_N2 AJ15
PEG_CRX_C_GTX_P3 AL16	PEG_CRX_C_GTX_P3 AL16
PEG_CRX_C_GTX_N3 AK16	PEG_CRX_C_GTX_N3 AK16
PEG_CRX_C_GTX_P4 AP16	PEG_CRX_C_GTX_P4 AP16
PEG_CRX_C_GTX_N4 AJ17	PEG_CRX_C_GTX_N4 AJ17
PEG_CRX_C_GTX_P5 AK17	PEG_CRX_C_GTX_P5 AK17
PEG_CRX_C_GTX_N5 AJ17	PEG_CRX_C_GTX_N5 AJ17
PEG_CRX_C_GTX_P6 AK18	PEG_CRX_C_GTX_P6 AK18
PEG_CRX_C_GTX_N6 AJ18	PEG_CRX_C_GTX_N6 AJ18
PEG_CRX_C_GTX_P7 AK18	PEG_CRX_C_GTX_P7 AK18
PEG_CRX_C_GTX_N7 AJ18	PEG_CRX_C_GTX_N7 AJ18
PEG_CRX_C_GTX_P8 AK19	PEG_CRX_C_GTX_P8 AK19
PEG_CRX_C_GTX_N8 AJ19	PEG_CRX_C_GTX_N8 AJ19
PEG_CRX_C_GTX_P9 AK19	PEG_CRX_C_GTX_P9 AK19
PEG_CRX_C_GTX_N9 AJ20	PEG_CRX_C_GTX_N9 AJ20
PEG_CRX_C_GTX_P10 AK20	PEG_CRX_C_GTX_P10 AK20
PEG_CRX_C_GTX_N10 AJ20	PEG_CRX_C_GTX_N10 AJ20
PEG_CRX_C_GTX_P11 AK21	PEG_CRX_C_GTX_P11 AK21
PEG_CRX_C_GTX_N11 AK21	PEG_CRX_C_GTX_N11 AK21
PEG_CRX_C_GTX_P12 AK23	PEG_CRX_C_GTX_P12 AK23
PEG_CRX_C_GTX_N12 AJ23	PEG_CRX_C_GTX_N12 AJ23
PEG_CRX_C_GTX_P13 AK23	PEG_CRX_C_GTX_P13 AK23
PEG_CRX_C_GTX_N13 AJ23	PEG_CRX_C_GTX_N13 AJ23
PEG_CRX_C_GTX_P14 AK24	PEG_CRX_C_GTX_P14 AK24
PEG_CRX_C_GTX_N14 AJ24	PEG_CRX_C_GTX_N14 AJ24
PEG_CRX_C_GTX_P15 AK25	PEG_CRX_C_GTX_P15 AK25
PEG_CRX_C_GTX_N15 AK25	PEG_CRX_C_GTX_N15 AK25



GC6.0 function

GPU_PWR_LEVEL	LOW	Low Performance
GPU_PWR_LEVEL	HIGH	High Performance

SP_PLLVDD and VID_PLLVDD Power rail Filtering Combined

Capacitor Type	Population
0.1uF 0402	1 per ball
4.7uF 0603	1
22uF 0805	1
Bead 30 ohm (ESR=0.05 ohm) 0402	1

PLLVDD Filtering

Capacitor Type	Population
0.1uF 0402	1
22uF 0805	1
Bead 30 ohm (ESR=0.05 ohm) 0402	1

Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

N17M PCIe,I2C,DAC,GPIO

LA-E153P

Date: Tuesday, June 28, 2016 | Sheet 7 of 7

I2CS Slave Address

SMBUS_ALT_ADDR	Description
0	0x9E(Default)
1	0x9C(Multi-GPU usage)

VGA_DEVICE Setting


VGA_DEVICE	Description
0	Non-Primary 3D Acceleration Device(Class Code 302h)
1	Primary Display or VGA Device(Class Code 300h)

Resistance Mapping to Hex Values

Resistor Value	Pull-up to VDD33	Pull-down to GND
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111


Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
4 Gb	128Mx32	1.35V	Samsung	K4G41325FE-HC28	E-die	0x7	5 Gbps	N/A	Full	Production candidate
			Micron	EDW4032ABG-60-F	A-die	0x4	5 Gbps	N/A	Full	Production candidate

Decive ID change to 0x1056






Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0	Note
ROM_SCLK	SOR3_EXPOSED->0	SOR2_EXPOSED->0	SOR1_EXPOSED->0	SOR0_EXPOSED->0	ROM_SCLK pull-down RV246 4.99k to GND
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]	ROM_SI pull-down RV248 24.9k to GND
ROM_SO	DEVID_SEL->0(default)	PCIE_CFG->0(default)	SMB_ALT_ADDR->0(default)	VGA_DEVICE->0	ROM_SO pull-down RV250 4.99k to GND
STRAP0	Keep pull up to 3V3_AON and pull-down to GND footprint and stiff 50k ohm pull up				STRAP0 pull up RV235 50k to 3.3V_GFX_AON
STRAP1	Reserve				
STRAP2	Reserve				
STRAP3	Reserve				
STRAP4	Reserve				

DEVID_SEL/PCIE_CFG default set 0 need refer Platform Update Notification for the latest configuration





GPU_VDD_SENSE <69>
Use 16mils trace for sense pin
GPU_VSS_SENSE <69>




For N17M-Q3 [2GB - GDDR5 4Gbit technology 4pcs x 32]

VENDER	STRAP	Part Number	Note(ROM_Si)
Samsung	0x7	K4G41325FE-HC28 SA00009T70L	RV248 45.3k PD
Micron	0x4	EDW4032ABG-60-F SA00009E30L	RV248 24.9k PD



Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Document Number	
DELL CONFIDENTIAL/PROPRIETARY		N17M DP, STRAP, GND	
Size	B	Date	Tuesday, June 28, 2016
Sheet	8	of	7



GDDR5 GPU side FBVDDQ
Combined Decoupling

Capacitor Type	Population
0.1uF 0402	2
1.0uF 0603	2
4.7uF 0603	3
10uF 0805	2
22uF 0805	2

GDDR5 GPU side FBVDDQ_AON
Combined Decoupling

Capacitor Type	Population
0.1uF 0402	2
1.0uF 0603	2
4.7uF 0603	1

Power Supply Rail	(V)	(A)
GPU_Core	-	26
GPU_FBIO	1.5/1.35	TBD
PEX_IOVDD/Q	1.05	TBD
PEX_PLLVDD	1.05	TBD
FBA_PLL_AVDD	1.05	TBD
FBA_DLL_AVDD	1.05	TBD
PLL_VDD	1.05	TBD
SP_PLLVDD	1.05	TBD
1.05V Total	1.05	TBD
VDD33+3V3AON	3.3	TBD
PEX_SVDD_3V3	3.3	TBD
PEX_PLL_HVDD	3.3	TBD
3.3V Total	3.3	TBD

PEX_PLLVDD Decoupling

Capacitor Type	Population
0.1uF 0402	1
1uF 0603	1
4.7uF 0805	1

PEX_SVDD/PEX_PLL_HVDD Decoupling

Capacitor Type	Population
0.1uF 0402	1
4.7uF 0603	2

3V3_MAIN Decoupling

Capacitor Type	Population
0.1uF 0402	2
1uF 0603	1
4.7uF 0603	1

3V3_AON Decoupling

Capacitor Type	Population
0.1uF 0402	1
1uF 0603	1
4.7uF 0603	1

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date 2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: **N17M Power**




Document Number: **LA-E153P**

Date: Tuesday, June 28, 2016 | Sheet 9 of 7

Caps on Power Side
1UX8 4.7UX15 under GPU
4.7UX5 22UX7 330UX1 near GPU




Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-E153P
Date: Tuesday, June 28, 2016				Sheet 50	of 7
				Rev 0.2	



GDDR5 CMD Mapping Table



<0..31>	<32..63>	Memory
CMD0	CMD16	A3 BA3
CMD1	CMD17	A2 BA0
CMD2	CMD18	A4 BA2
CMD3	CMD19	A5 BA1
CMD4	CMD20	WEF
CMD5	CMD21	A7 A8
CMD6	CMD22	A0 A10
CMD7	CMD23	A6 A11
CMD8	CMD24	RAS#
CMD9	CMD25	RS#E
CMD10	CMD26	CKE#
CMD11	CMD27	CKE#
CMD12	CMD28	CKE#
CMD13	CMD29	CKE#
CMD14	CMD30	CKE#
CMD15	CMD31	CKE#

UVIC Pa 13 of 7




MEMORY INTERFACE B


D13 Pa 13 of 7




MEMORY INTERFACE A



MEMORY INTERFACE A




PLACE CLOSE TO GPU




PLACE UNDER GPU

GM107-ES-A1_BGA08


GM107-ES-A1_BGA08



<18,21> DGPU_PWR_EN



+1.35V_MEM_GFX



DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Security Classification	Compal Secret Data		Date	2017/01/01
Issued Date	2016/01/01	Deciphered Date	2017/01/01	
Title			N17M Memory	
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Sheet	51 of 74
Date:	Tuesday, June 28, 2016	Sheet	51 of 74	












GDDR5 CMD Mapping Table

- <S1> FBA_D[0..63] <<> FBA_D[0..63]
- <S1> FBA_EDC[0..7] <<> FBA_EDC[0..7]
- <S1> FBA_DB[0..7] <<> FBA_DB[0..7]
- <S1> FBA_CMD[0..31] <<> FBA_CMD[0..31]

UUV17 NORMAL

<.0..31> <32..63> Memory

UUV18 MIRROR









Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
2017/01/01		
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		

DELL CONFIDENTIAL/PROPRIETARY

GDDR5 CMD Mapping Table

<S1> FBB_D0[0..63] <<> FBB_D0[0..63]
 <S1> FBB_EDC0[0..7] <<> FBB_EDC0[0..7]
 <S1> FBB_DB0[0..7] <<> FBB_DB0[0..7]
 <S1> FBB_CMD0[0..31] <<> FBB_CMD0[0..31]




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc

GDDR5 VRAM B

Security Classification	Compal Secret Data			
Issued Date	2016/01/01	Deciphered Date	2017/01/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number		Rev	
C	LA-E153P		02	
Date:	Tuesday, June 28, 2016	Sheet	53	of 74

Timing Diagram for S5 to S0 mode






For power common schemati

Security Classification	Compal Secret Data			Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc. Power common schematic	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				A	LA-E153P
				Date	Rev
				Tuesday, June 28, 2016	0.2
				Sheet	55 of 74



For power common schemati

Security Classification	Compal Secret Data			Title		
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc. Power common schematic		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				A	LA-E153P	0.2
Date	Tuesday, June 28, 2016			Sheet	56 of 74	




Security Classification	Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	+DCIN
Size	Document Number		Sheet	Rev
C	LA-E153P		57	02
Date:	Tuesday, June 28, 2016	Sheet	57	of 74

+PWR_SRC



+PWR_SRC




5VALWP
TDC 5.4 A
Peak Current 7.7 A
OCP Current 9.2 A

Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Document Number	
+5V_ALW/3.3V_ALW		LA-E153P	
Date	Tuesday June 28 2016	Sheet	58 of 74

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

+PWR_SRC




The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high
 +1.2V_DDR OCP set 8A

Mode	S3	S5	VOUT	VTT
Normal	H	H	on	on
Stadby	L	H	on	off
Shutdown	L	L	off	off

Note: S3 - sleep ; S5 - power off


+1.2V_DDRP
 TDC 5.6A
 Peak Current 8A
 OCP Current 9.5A

0.6Volt +/- 5%
 TDC 0.007A
 Peak Current 0.01A
 OCP Current 2A (fix)



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high




Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title +1VALWP	
Size	Custom	Document Number LA-E153P	Date	Tuesday, June 28, 2016	Rev 0.2
			Sheet	60	of 74



+1.0VS_VCCIO
 TDC 3.9A
 Peak Current 5.5 A
 OCP Current 6.6 A Fix by IC
 TYP MAX


	LPM LOGIC	VID1 LOGIC	VID0 LOGIC	OUTPUT VOLTAGE
SY8057	0	X	X	0(LPM)
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975

Preset the different pull down resistor to choose the required power rail
 (VCCIO/PCH/EDRAM/EOPIO applications.)
 RMODE>500k or floating Vcc_PRIM_CORE.
 RMODE 200k Vcc_IO.
 RMODE 0 Vcc_EDRAM.



Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		+1.8VALWP/+1.5VSP/2.5V_MEM	
Document Number	LA-E153P	Rev	0.2
Date:	Tuesday, June 28, 2016	Sheet	62 of 74

VCC_core
 TDC 50A
 Peak Current 68A
 OCP current 81.6A
 Choke DCR 0.9 +-7% ohm




Polymer cap for noise issue

Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
Title		VCCORE	
Customer		LA-E153P	
Date		Tuesday, June 28, 2016	
Sheet		64 of 74	

DELL CONFIDENTIAL/PROPRIETARY
 Compal Electronics, Inc.


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR THE COMPANY'S EMPLOYEES OR CONTRACTORS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED DISCLOSURE OR REPRODUCTION OF THIS INFORMATION IS STRICTLY PROHIBITED.



VCC_GT
TDC 25A
Peak Current 55A
OCF current 66A
Choke DCR 0.9 +7% ohm

VCC_SA
TDC 10A
Peak Current 11.1A
OCF current 13.32A
Choke DCR 6.2+5% ohm

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		




Security Classification			Compal Secret Data		
Issued Date	2016/01/01	Decphered Date	2017/01/01	Title	Customer
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-E153P	Rev 0.2
Date	Tuesday, June 28, 2016	Sheet	66	of	7

DELL CONFIDENTIAL/PROPRIETARY
 Compal Electronics, Inc.

PWR_CHARGER_ISL9237 (Coloy)


VCC_CORE Place on CPU
Back Side.
 22U_0603 * 8 pcs + 10U_0402*28 pcs + 1U_0201*35 pcs
Primary Side.
 22U_0603 * 8 pcs+330u_D2*2 pcs

+VCC_CORE



VCC_SA Place on CPU
Back Side.
 22U_0603 * 2 pcs + 10U_0402*7 pcs + 1U_0201*3 pcs
Primary Side.
 22U_0603 * 2 pcs + 220u_D2*1 pcs

+VCC_SA



VCC_GT Place on CPU
Back Side.
 22U_0603 * 8 pcs +10U_0402*35 pcs +1U_0201*68 pcs
Primary Side.
 22U_0603 * 12 pcs +470u_D2*2 pcs

+VCC_GT




Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
		2017/01/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
PROCESSOR DECOUPLING

Title: **LA-E153P**
 Document Number: **LA-E153P**
 Date: **Tuesday, June 28, 2016** Sheet: **67** of **7**



$$Vboot = Vvref * Rref2 / (Rref1 + Rref2 + Rboot)$$

$$Rt = Rrefadj // (Rboot + Rref2)$$

$$Vmin = Vvref * [Rref2 / (Rref2 + Rboot)] * [Rt / (Rref1 + Rt)]$$

$$Vmax = Vvref * Rref2 / ((Rref1 / Rrefadj) + Rboot + Rref2)$$

$$Vout = Vmin + N * Vstep$$

$$Vstep = (Vmax - Vmin) / Nmax$$

PWM-VID Spec and component Values

PWM-VID Spec	Config A	Config B	Config C
Vmin	0.6V	0.6V	0.65V
Vmax	1.2V	1.2V	1.15V
Vboot	0.875V	0.9V	0.9V
Voltage step	6.25mV	6.25mV	25mV
N of	96	96	250
Rref1	PR9 39K	20K	39K
Rboot	PR8 1.5K	2K	3K
Rref2=PR10+PR12	PR10 30K PR12 1.5K	18K 0	24K 3K
C	PC8 1.5nf	2.7nf	1.8nf

Module model information:
RT8813A_V1A for IC module
RT8813A_V1B for SW module

Current Limit threshold setting
 $Rocscs = (Ivalley * Rds(on) + 40 mV) / 10uA$

$I_{ripple} = (19-0.9) * 0.9 / (304.89KHz * 0.36u * 19) = 7.811A$

OCP=54A/2=27A per phase
 $Ivalley = 27A - 7.811A * 2 = 23.1A$

H-side MOS:TPCA8065 Rds(on): 11.7mohm@Vgs=10V
 9.4mohm@Vgs=4.5V
 Id:16A@Ta=25 degC

L-side MOS:TPCA8057 Rds(on): 2.0mohm@Vgs=10V
 2.6-3.2mohm@Vgs=4.5V
 Id:42A@Ta=25 degC

Choke: 0.36uH (Size:10*10*4)
 Rdc=1.1mohm +/-5%
 Heat Rating Current=30A
 Saturation Current=50A


$C = 3 * 330uF (9mohm) = 990uF$
 $Vripple = Iripple * ESR(min) = 7.811A * 3mohm = 23.4mV$

Operation phase	PSI Voltage Setting
Normal with 1 phase	3.3V
1 phase with 1 phase	1.2V
DC	4.4V
Active phase with CCM	5.5V

Different VGA Chip (different EDP-Peak Current) need select different solution


VGA Chip	N14P-GV	N14P-GV2	N14M-GS	N14M-LP	N14P-LP	N14P-GE	N14P-GS	N14P-GT
OpenVReg Configurations	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B
Rated TDP	18W	25W	18W	13W	18.9W	25W	25.6W	35.5W
Power at 100C GPU Total at Tj=102C	25W	32W	25W	20W	23W	N/A	30W	40W
EDP-Continuous at Tj=102C	24A	32A	26A	22A	25A	27A	38A	45A
EDP-Peak at Tj=102C	35A	55A	45A	35A	35A	40A	60A	75A
Istep max (Evaluation)	15A	27A	25A	20A	14A	12A	31.5A	35A
OCP Setting	42A	66A	54A	42A	42A	48A	72A	90A
Reset	8.96K	12.45K	10.7K	8.96K	8.96K	9.83K	8.3K	9.39K
Recommendation	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H2L	2phase 1H2L
Polymer Cap (330uF) Or OSOON (390uF)	6mohm * 2	9mohm * 3	9mohm * 3	6mohm * 2	6mohm * 2	6mohm * 2	6mohm * 3 (L=0.22uH)	4.5mohm * 3 (L=0.15uH)
	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	NULL	NULL

PWM VID and Output voltage control
 1.Boot mode
 2.Standy mode (don't support)
 3.Normal mode



- VSNS Soft-Start time (Internal) is 0.7ms (PC616 un-pop)
 $T_{ss} = (C_{ss} * V_{refin}) / I_{ss} + 2.3ms = 0.01u * 0.9V / 5uA + 2.3ms = 4.1ms$ (PC616 pop)
- Switching frequency setting:
 $F_{sw} = (Vin - 0.5) / (2 * Vin * R_{ton} * 3.2p) = 304.89KHz$
- Thermal monitoring:
 $(VGPU_VREF - VTSNS) / PR620 = VTSNS / R_{th}$

	T_min	T_typical	T_max
PR620=18K	K96.73C	100C	103.1C
PR620=13K	106.38C	110C	113.4C




+VGA CORE(N16S-GT1-KA)
 TDC 26.5 A
 Peak 53 A
 OCP 63.6 A



DELL CONFIDENTIAL/PROPRIETARY
 Compal Electronics, Inc
+GPU_CORE

Security Classification	Compal Secret Data		Title
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number
			LA-E153P
			Rev 02
			Date: Tuesday, June 28, 2016 Sheet 69 of 74

+PWR_SRC



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high
+1.2V_DDR OCP set 8A




+1.35_VRAM
TDC 9A
Peak Current 12A
OCP Current 14.4A

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

GPU_VRAM(SYX198D)

Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	Document Number	Rev	
Custom	LA-E153P	0.2	
Date	Tuesday, June 28, 2016	Sheet	70 of 74




nVidia GB4B-128 package
Under GPU
4.7uF 0603 * 15
1uF 0402 * 8



nVidia GB4B-128 package
Near GPU
22uF 0805 * 7
4.7uF 0805 * 5

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01	Deciphered Date	2017/01/01	Title
					Compal Electronics, Inc. PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number				Rev
Custom	LA-E153P				0.2
Date	Tuesday, June 28, 2016	Sheet	71	of	74



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	+1VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Custom	Document Number	Date		LA-E153P	0.2
				Tuesday, June 28, 2016	Sheet 72 of 74

Version Change List (P. I. R. List)

Item Page# Title Date Request Owner Issue Description Solution Description Rev.

1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/ PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title Compal Electronics, Inc.	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS INC.</small>				Document Number	Rev
				Customer	LA-E153P
Date	Tuesday June 28 2016	Sheet	73	of	74

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	11	HW	2016/5/27	COMPAL	S0ix(modern standy) support for VCCPLL_OC	Pop RZ120 and Depop UZ34 Add net name VCCSTG_EN(UZ19.4) and connect to RZ120.1	0.2(X01)
2	37	HW	2016/5/27	COMPAL	Reserve PORT80_DET# PD resistance	Reserve RE513 100k (SD028100380) to GND	0.2(X01)
3	35	HW	2016/6/1	COMPAL	Intel schematics reivew modify item	CZ28,CZ29 change from 0.047uF to 0.01uF CZ27 change from 0.1uF(0)_0201 to 10uF_0603	0.2(X01)
4	45	HW	2016/6/1	COMPAL	JLED1 pin define error	JLED1 pin definition change	0.2(X01)
5	39	HW	2016/6/1	COMPAL	TPM change to NUVOTON	Change TPM from Atmel to NUVOTON.	0.2(X01)
6	35	HW	2016/6/1	COMPAL	Intel reviwie result (WWAN Coex feature support)	Add RZ128 0 ohm connect WWAN_COEX3 and WLAN_COEX3 Add RZ129 0 ohm connect WWAN_COEX2 and WLAN_COEX2 Add RZ130 0 ohm connect WWAN_COEX1 and WLAN_COEX1	0.2(X01)
7	35	HW	2016/6/7	COMPAL	Debug card reserve	Add RZ131, RZ132 for PORT80_DET# and HOST_DEBUG_TX	0.2(X01)
8	37	HW	2016/6/7	COMPAL	For MEC5105K-D1-TN setting	1. Change UE1 to SA00009GL00 2. POP RE360,RE362 3. De-POP RE361	0.2(X01)
9	35,32	HW	2016/6/16	COMPAL	For EMC request	De-pop RZ131, RZ132. CL22 change to 10pf , POP CA7,CZ1 (100P),CH268 modify from 22p to 47p and POP,Change LV1 to SM01000NY00	0.2(X01)
10	41	HW	2016/6/16	COMPAL	BITS284924-HDD is still working after press power button into S5 during POST.	POP RN5	0.2(X01)
11	39	ME	2016/6/17	COMPAL	Connector change	1. JKBTP1 change to CVILU_CPF5020FDORK-05-NH 2. JUSH1 change to CVILU_CPF5026FDORK-05-NH 3. JIR1 change to ACES_50208-0060N-P01	0.2(X01)
12	36	HW	2016/6/20	COMPAL	Vender suggest	RA7,RA8 change to 16.2ohm	0.2(X01)
13	37	HW	2016/6/22	COMPAL	The posibility of GPIO map update	Add RE514,RE515 for RTCRST_ON	0.2(X01)
14	41	HW	2016/6/22	COMPAL	BITS283552 - [BR_CSLP] FFS AP no function when execute FF generator or shake SU	FFS VDD_IO change to +3.3V_RUN	0.2(X01)
15	28	HW	2016/6/22	COMPAL	TypeC USB Rx EQ change 1dB can PASS USB RSG test	depop RT144, pop RT304	0.2(X01)

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title EE P.I.R (1/6)	
				Document Number LA-E153P	Rev 0.2
				Date Tuesday June 28 2016	Sheet 74 of 74