ΠV_{CC} 8

Πв

6 **h** A

7

5 GND

1∇

1∇

Ш

D OR P PACKAGE (TOP VIEW)

RE

DE 👖 3

DГ

EN1

EN2

∇ 2

 \triangleright

<1

logic symbol[†]

DE

2 RF

2

4


SLLS100A - JUNE 1984 - REVISED MAY 1995

- **Bidirectional Transceiver**
- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and ITU **Recommendation V.11**
- **Designed for Multipoint Transmission on** Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output **Bus Voltage Ranges**
- Driver Output Capability . . . ±60 mA Max
- **Thermal-Shutdown Protection**
- **Driver Positive- and Negative-Current** Limiting
- Receiver Input Impedance . . . 12 k Ω Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ •
- **Operates From Single 5-V Supply**
- Low Power Requirements

description

The SN75176A differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus-transmission lines. It is designed for balanced transmission lines and meets ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11.

DRIVER



INPUT	ENABLE	OUT	OUTPUTS		DIFFERENTIAL INPUTS	ENABLE	OUTPUT
D	DE	Α	В		A – B	RE	R
н	Н	Н	L		V _{ID} ≥ 0.2 V	L	н
L	н	L	Н		−0.2 V < V _{ID} < 0.2 V	L	?
Х	L	Z	Z		$V_{ID} \leq -0.2 V$	L	L
					х	Н	Z
					Open	L	?

Function Tables

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




R

logic diagram (positive logic)

RECEIVER

and IEC Publication 617-12.



1


SLLS100A – JUNE 1984 – REVISED MAY 1995

description (continued)

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN75176A can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN75176A is characterized for operation from 0°C to 70°C.



schematics of inputs and outputs



SLLS100A - JUNE 1984 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	
Enable input voltage, V _I	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 105°C POWER RATING					
D	725 mW	5.8 mW/°C	464 mW	261 mW					
Р	1100 mW	8.8 mW/°C	704 mW	396 mW					

DISSIPATION RATING TABLE

recommended operating conditions

			MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}			4.75	5	5.25	V
Voltage at any bus terminal (separately or common mode), VI or VIC		-7		12	V	
High-level input voltage, VIH	D, DE, and RE		2			V
Low-level input voltage, VIL	D, DE, and RE				0.8	V
Differential input voltage, VID (see	Note 2)				±12	V
High lovel output ourrent love	Driver				-60	mA
High-level output current, IOH	Receiver				-400	μΑ
	Driver				60	~^^
Low-level output current, IOL	Receiver				8	mA
Operating free-air temperature, T	N. Contraction of the second se		0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS100A - JUNE 1984 - REVISED MAY 1995

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	MIN	TYP†	MAX	UNIT	
VIK	Input clamp voltage	l _l = –18 mA				-1.5	V	
VOH	High-level output voltage	V _{IH} = 2 V, I _{OH} = -33 mA	V _{IL} = 0.8 V,		3.7		V	
VOL	Low-level output voltage	V _{IH} = 2 V, I _{OH} = 33 mA	V _{IL} = 0.8 V,		1.1		V	
Vod1	Differential output voltage	IO = 0				2V _{OD2}	V	
	D'fferentiel entreter la re	R _L = 100 Ω,	See Figure 1	2	2.7		V	
VOD2	Differential output voltage	R _L = 54 Ω,	See Figure 1	1.5	2.4		v	
Δ VOD	Change in magnitude of differential output voltage‡					±0.2	V	
Voc	Common-mode output voltage§	R _L = 54 Ω or 100 Ω, See Figure 1				3	V	
∆ Voc	Change in magnitude of common-mode output voltage‡					±0.2	V	
	2 · · · · · ·	Output disabled,	V _O = 12 V			1		
10	Output current	See Note 3	V _O = - 7 V			-0.8	mA	
ΙΗ	High-level input current	VI = 2.4 V	-			20	μA	
۱ _{IL}	Low-level input current	V _I = 0.4 V				-400	μA	
		$V_{O} = -7 V$ $V_{O} = V_{CC}$				-250		
IOS	Short-circuit output current					250	mA	
		V _O = 12 V				500		
1		Natard	Outputs enabled		35	50	4	
ICC	Supply current (total package)	No load	Outputs disabled		26	40	mA	

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C. [‡] $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

§ In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to GND, is called output offset voltage, VOS. NOTE 3: This applies for both power on and off; refer to ANSI Standard EIA/TIA-422-B for exact conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
^t d(OD)	Differential-output delay time	$R_{I} = 60 \Omega$,	See Figure 3		40	60	ns
^t t(OD)	Differential-output transition time	KL = 00 32,	See Figure 5		65	95	ns
^t PZH	Output enable time to high level	R _L = 110 Ω,	See Figure 4		55	90	ns
^t PZL	Output enable time to low level	R_{L} = 110 Ω ,	See Figure 5		30	50	ns
^t PHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4		85	130	ns
^t PLZ	Output disable time from low level	R _L = 110 Ω,	See Figure 5		20	40	ns



SLLS100A - JUNE 1984 - REVISED MAY 1995

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
VIT-	Negative-going input threshold voltage	V _O = 0.5 V,	IO = 8 mA	-0.2‡			V
V _{hys}	Input hysteresis voltage (V _{IT +} – V _{IT –})				50		mV
VIK	Enable clamp voltage	lı = -18 mA				-1.5	V
VOH	High-level output voltage	V _{ID} = 200 mV, See Figure 2	I _{OH} = -400 μA,	2.7			V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 2	I _{OL} = 8 mA,			0.45	V
IOZ	High-impedance-state output current	$V_{O} = 0.4 V \text{ to } 2.4 V$	V			±20	μΑ
1.		Other input = 0 V,	V _I = 12 V			1	
1	Line input current	See Note 3	$V_{I} = -7 V$			-0.8	mA
Iн	High-level enable input current	V _{IH} = 2.7 V				20	μA
۱ _{IL}	Low-level enable input current	V _{IL} = 0.4 V				-100	μA
r _i	Input resistance			12			kΩ
los	Short-circuit output current			-15		-85	mA
100	Supply ourrent (total poakage)	Noload	Outputs enabled		35	50	m A
ICC	Supply current (total package)	No load	Outputs disabled		26	40	mA

 † All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 3: This applies for both power on and power off. Refer to ANSI Standard EIA/TIA-422-B for exact conditions.

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output			21	35	ns
^t PHL	Propagation delay time, high-to-low-level output	$V_{ID} = -1.5$ V to 1.5 V, See Figure 6		23	35	ns
^t PZH	Output enable time to high level	See Figure 7		10	30	ns
^t PZL	Output enable time to low level			12	30	ns
^t PHZ	Output disable time from high level	Soo Eiguro Z		20	35	ns
^t PLZ	Output disable time from low level	See Figure 7		17	25	ns



SLLS100A – JUNE 1984 – REVISED MAY 1995

PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver VOD and VOC






Figure 2. Receiver VOH and VOL






Figure 3. Driver Test Circuit and Voltage Waveforms






TEST CIRCUIT

VOLTAGE WAVEFORMS

Figure 4. Driver Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_f \le 6$ ns, $t_f \le$

B. C_{L} includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms



SLLS100A - JUNE 1984 - REVISED MAY 1995




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_f \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50 \Omega$.
 - B. CL includes probe and jig capacitance.





SLLS100A – JUNE 1984 – REVISED MAY 1995








SLLS100A - JUNE 1984 - REVISED MAY 1995








SLLS100A – JUNE 1984 – REVISED MAY 1995

APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

Figure 15. Typical Application Circuit



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated