


# SN74143


## 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

- **15-mA Constant-Current Outputs**  
For Driving Common-Anode LEDs such as TIL302 or TIL303 Without Series Resistors
- **Universal Logic Capabilities**  
Ripple Blanking of Extraneous Zeros  
Latch Outputs Can Drive Logic Processors Simultaneously  
Decimal Point Driver Is Included
- **Synchronous BCD Counter Capability**  
Cascadable to N-Bits  
Look-Ahead-Enable Techniques Minimize Speed Degradation When Cascaded for Large-Word Display  
Direct Clear Input



### logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### description

This TTL MSI circuit contains the equivalent of 86 gates on a single chip. Logic inputs and outputs are completely TTL compatible. The buffered inputs are implemented with relatively large resistors in series with the bases of the input transistors to lower drive-current requirements to one-half of that required for a standard Series 54/74 TTL input. The serial-count-enable, actually two internal emitters, is rated as one standard Series 54/74 load. The logic outputs, except  $\overline{RBO}$ , have active pull-ups.

The SN74143 driver output is designed specifically to maintain a relatively constant on-level sink current of approximately 15 milliamperes from output "a" through "g" and seven milliamperes from output "dp" over a voltage range from one to five volts. Any number of LED's in series may be driven as long as the output voltage rating is not exceeded.

All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Maximum clock frequency is typically 18 megahertz and power dissipation is typically 280 milliwatts. The SN74143 is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated


# SN74143 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

## description (continued)

Functions of the inputs and outputs of these devices are as follows:

FUNCTION	PIN NO.	DESCRIPTION
CLEAR INPUT	3	When low, resets and holds counter at 0. Must be high for normal counting.
CLOCK INPUT	2	Each positive-going transition will increment the counter provided that the circuit is in the normal counting mode (serial and parallel count enable inputs low, clear input high).
PARALLEL COUNT ENABLE INPUT (PCEI)	23	Must be low for normal counting mode. When high, counter will be inhibited. Logic level must not be changed when the clock is low.
SERIAL COUNT ENABLE INPUT (SCEI)	1	Must be low for normal counting mode, also must be low to enable maximum count output to go low. When high, counter will be inhibited and maximum count output will be driven high. Logic level must not be changed when the clock is low.
MAXIMUM COUNT OUTPUT	22	Will go low when the counter is at 9 and serial count enable input is low. Will return high when the counter changes to 0 and will remain high during counts 1 through 8. Will remain high (inhibited) as long as serial count enable input is high.
LATCH STROBE INPUT	21	When low, data in latches follow the data in the counter. When high, the data in the latches are held constant, and the counter may be operated independently.
LATCH OUTPUTS (QA, QB, QC, QD)	17, 18, 19, 20	The BCD data that drives the decoder can be stored in the 4-bit latch and is available at these outputs for driving other logic and/or processors. The binary weights of the outputs are: QA = 1, QB = 2, QC = 4, QD = 8.
DECIMAL POINT INPUT	7	Must be high to display decimal point. The decimal point is not displayed when this input is low or when the display is blanked.
BLANKING INPUT (BI)	5	When high, will blank (turn off) the entire display and force $\overline{RBO}$ low. Must be low for normal display. May be pulsed to implement intensity control of the display.
RIPPLE-BLANKING INPUT ( $\overline{RBI}$ )	4	When the data in the latches is BCD 0, a low input will blank the entire display and force the $\overline{RBO}$ low. This input has no effect if the data in the latches is other than 0.
RIPPLE-BLANKING OUTPUT ( $\overline{RBO}$ )	6	Supplies ripple blanking information for the ripple blanking input of the next decade. Provides a low if $\overline{RBI}$ is high, or if $\overline{RBI}$ is low and the data in the latches is BCD 0; otherwise, this output is high. This pin has a resistive pull-up circuit suitable for performing a wire-AND function with any open-collector output. Whenever this pin is low the entire display will be blanked; therefore, this pin may be used as an active-low blanking input.
LED/LAMP DRIVER OUTPUTS (a, b, c, d, e, f, g, dp)	15, 16, 14, 9, 11, 10, 13, 8	Outputs for driving seven-segment LED's or lamps and their decimal points. See segment identification and resultant displays on following page.



SEGMENT IDENTIFICATION



NUMERICAL DESIGNATIONS—RESULTANT DISPLAYS




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74143

## 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

logic diagram (positive logic)




 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74143 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Off-state current at outputs "a" thru "g" and "dp"	250 $\mu$ A
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 2)	1.4 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	4.75	5	5.25	V
On-state voltage at outputs a thru g and dp ('143 only)	1		5	V
High-level output current, $I_{OH}$	$Q_A, Q_B, Q_C, Q_D$		-240	$\mu$ A
	Maximum count		-560	
	$\overline{RBO}$		-120	
Low-level output current, $I_{OL}$	$Q_A, Q_B, Q_C, Q_D, \overline{RBO}$		4.8	mA
	Maximum count		11.2	
Clock pulse width, $t_w(\text{clock})$	High logic level		25	ns
	Low logic level		55	
Clear pulse width, $t_w(\text{clear})$			25	ns
Setup time, $t_{su}$	Serial and parallel carry		30 <sup>†</sup>	ns
	Clear inactive state		60 <sup>†</sup>	
Operating free-air temperature, $T_A$	0		70	°C

<sup>†</sup> The arrow indicates that the rising edge of the clock pulse is used for reference.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74143

## 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT		
V <sub>IH</sub>	High-level input voltage		2			V		
V <sub>IL</sub>	Low-level input voltage				0.8	V		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5	V		
V <sub>OH</sub>	High-level output voltage	$\overline{RBO}$	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MAX	2.4		V		
		Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>						
		Maximum count						
V <sub>OL</sub>	Low-level output voltage	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , $\overline{RBO}$	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = MAX		0.4	V		
		Maximum count						
V <sub>O(off)</sub>	Off-state output voltage	Outputs a thru g, dp	V <sub>CC</sub> = MAX, I <sub>OH</sub> = 250 $\mu$ A	7		V		
V <sub>O(on)</sub>	On-state output voltage	Outputs a thru g, dp	V <sub>CC</sub> = MIN			V		
I <sub>O(on)</sub>	On-state output current	Outputs a thru g	V <sub>CC</sub> = MIN, V <sub>O</sub> = 1 V	9	15	mA		
			V <sub>CC</sub> = 5 V, V <sub>O</sub> = 2 V		15			
			V <sub>CC</sub> = MAX, V <sub>O</sub> = 5 V		15		22	
		Output dp	V <sub>CC</sub> = MIN, V <sub>O</sub> = 1 V	4.5	7			
			V <sub>CC</sub> = 5 V, V <sub>O</sub> = 2 V		7			
			V <sub>CC</sub> = MAX, V <sub>O</sub> = 5 V		7		12	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA		
I <sub>IH</sub>	High-level input current	Serial carry	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40	$\mu$ A	
		$\overline{RBO}$ node		-0.12	-0.5		mA	
		Other inputs				20	$\mu$ A	
I <sub>IL</sub>	Low-level input current	Serial carry	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V, See Note 3			-1.6		
		$\overline{RBO}$ node				-1.5	-2.4	mA
		Other inputs					-0.8	
I <sub>OS</sub>	Short-circuit output current	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	V <sub>CC</sub> = MAX			-9	-27.5	mA
		Maximum count				-15	-55	
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = MAX, See Note 4			56	93	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTES: 3. I<sub>IL</sub> at  $\overline{RBO}$  node is tested with  $\overline{BI}$  grounded and RBI at 4.5 V.

4. I<sub>CC</sub> is measured after the following conditions are established:

- a)  $\overline{STROBE}$  = RBI = DP = 4.5 V
- b) Parallel count enable = serial count enable =  $\overline{BI}$  = GND
- c) Clear ( ) then clock until all outputs are on ( )
- d) Outputs "a" through "g" and "dp" at 2.5 V, all other outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				12	18		MHz
t <sub>PLH</sub>	Serial look-ahead	Maximum count	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 560 $\Omega$ , See Note 5		12	20	ns
t <sub>PHL</sub>					23	35	
t <sub>PLH</sub>	Clock	Maximum count			26	40	ns
t <sub>PHL</sub>					29	45	
t <sub>PLH</sub>	Clock	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 1.2 k $\Omega$ ,		28	45	ns
t <sub>PHL</sub>							



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN74143 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

## TYPICAL APPLICATION DATA

This application demonstrates how the drivers may be cascaded for N-bit display applications. It features:

- Synchronous, look-ahead counting
- Ripple blanking of leading zeros; blanking of trailing zeros (not illustrated) can also be implemented
- Overriding blanking for total suppression or intensity modulation of display
- Direct parallel clear
- Latch strobe permits counter to acquire next display while viewing current display



†The serial count-enable input of the least-significant digit is normally grounded; however, it may be used as a count-enable control for the entire counter (high to disable, low to count) provided the logic level on this pin is not changed while the clock line is low or false counting may result.


# SN74143

## 4-BIT COUNTER/LATCH, SEVEN-SEGMENT LED/LAMP DRIVER

SDLS050 – NOVEMBER 1971 – REVISED MARCH 1988

FUNCTION TABLE

FUNCTION	CLOCK PULSE	INPUTS						OUTPUTS						TYPICAL DISPLAY	NOTES							
		CLEAR	LATCH STROBE	RBI	BT	DECIMAL INPUT	SERIAL CARRY	PARALLEL CARRY	RBI/RBO	MAXIMUM COUNT OUTPUT	LATCH QD QC QB QA	a	b			c	d	e	f	g	dp	
Clear/Ripple Blank		L	L	L	X	X	X	X	L	H	L L L L	L	L	L	L	L	L	L	L	L	None	A, E
Blank		H	L	X	H	X	X	X	L	H	L L L L	L	L	L	L	L	L	L	L	L	None	A, D, E
Decimal	0	H	L	H	L	H	L	L	H	H	L L L L	H	L	L	L	L	L	L	L	L	0	B
	1	H	L	H	L	L	L	L	H	H	L L L H	H	L	L	L	L	L	L	L	L	1	B
	2	H	L	H	L	L	L	L	H	H	L L H L	H	L	L	L	L	L	L	L	L	2	B
	3	H	L	H	L	L	L	L	H	H	L L H H	H	L	L	L	L	L	L	L	L	3	B
	4	H	L	H	L	L	L	L	H	H	L H L L	H	L	L	L	L	L	L	L	L	4	B
	5	H	L	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	5	B
	6	H	L	H	L	L	L	L	H	H	L H H L	H	L	L	L	L	L	L	L	L	6	B
	7	H	L	H	L	L	L	L	H	H	L H H H	H	L	L	L	L	L	L	L	L	7	B
	8	H	L	H	L	L	L	L	H	H	H L L L	H	L	L	L	L	L	L	L	L	8	B
	9	H	L	H	L	L	L	L	H	H	H L L H	H	L	L	L	L	L	L	L	L	9	B
	0	H	L	H	L	L	L	L	H	H	L L L L	H	L	L	L	L	L	L	L	L	0	B, C
	1	H	L	H	L	L	L	L	H	H	L L L H	H	L	L	L	L	L	L	L	L	1	B
	2	H	L	H	L	L	L	L	H	H	L L H L	H	L	L	L	L	L	L	L	L	2	B
	3	H	L	H	L	L	L	L	H	H	L L H H	H	L	L	L	L	L	L	L	L	3	B
	4	H	L	H	L	L	L	L	H	H	L H L L	H	L	L	L	L	L	L	L	L	4	B
	5	H	L	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	5	B
Latch	6	H	H	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	6	B
Latch	7	H	H	H	L	L	L	L	H	H	L H L H	H	L	L	L	L	L	L	L	L	7	B
	8	H	L	H	L	L	L	L	H	H	H L L L	H	L	L	L	L	L	L	L	L	8	B
	9	H	L	H	L	L	L	L	H	H	H L L H	H	L	L	L	L	L	L	L	L	9	B
Ripple Blank	0	H	L	L	X	L	L	L	L	L	L L L L	L	L	L	L	L	L	L	L	L	None	A, B, E



- NOTES:
- A.  $\overline{\text{RBI}}/\overline{\text{RBO}}$  is wire-AND logic serving as ripple blanking input ( $\overline{\text{RBI}}$ ) and/or ripple blanking output ( $\overline{\text{RBO}}$ ).
  - B. The blanking input ( $\overline{\text{BT}}$ ) must be low when functions DECIMAL/0 through 20/RIPPLE BLANK are desired.
  - C. The ripple-blanking input ( $\overline{\text{RBI}}$ ) must be open or high to display a zero during the decimal 0 input.
  - D. When a high logic level is applied directly to the blanking input ( $\overline{\text{BT}}$ ) all segment outputs are off regardless of any other input condition.
  - E. When the ripple-blanking input ( $\overline{\text{RBI}}$ ) and outputs QA through QD are at a low logic level, all segment outputs are off and the ripple-blanking output ( $\overline{\text{RBO}}$ ) goes to a low logic level (response condition).

SEGMENT IDENTIFICATION



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74143N	OBSOLETE	PDIP	N	24		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



N (R-PDIP-T24)

PLASTIC DUAL-IN-LINE




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-010

**N (R-PDIP-T\*\*)**

**PLASTIC DUAL-IN-LINE PACKAGE**

24 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-011  
 D. Falls within JEDEC MS-015 (32 pin only)

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>	Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>	Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Energy	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Space, Avionics & Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>	Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2010, Texas Instruments Incorporated