

PIC12C5XX

8-Pin, 8-Bit CMOS Microcontroller

Devices included in this Data Sheet:

PIC12C508 and PIC12C509 are 8-bit microcontrollers packaged in 8-lead packages. They are based on the Enhanced PIC16C5X family.

High-Performance RISC CPU:

- Only 33 single word instructions to learn
- All instructions are single cycle (1 µs) except for program branches which are two-cycle
- Operating speed: DC 4 MHz clock input DC 1 μs instruction cycle

Device	EPROM	RAM
PIC12C508	512 x 12	25
PIC12C509	1024 x 12	41

- · 12-bit wide instructions
- · 8-bit wide data path
- · Seven special function hardware registers
- · Two-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions
- Internal 4 MHz RC oscillator with programmable calibration
- In-circuit serial programming


Peripheral Features:

- 8-bit real time clock/counter (TMR0) with 8-bit programmable prescaler
- Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- Wake-up from SLEEP on pin change
- Internal pull-ups on I/O pins
- · Selectable oscillator options:
 - INTRC: Internal 4 MHz RC oscillator
 - EXTRC: External low-cost RC oscillator
 - XT: Standard crystal/resonator
 - LP: Power saving, low frequency crystal
- Internal pull-up on MCLR pin

CMOS Technology:

- Low power, high speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range:
 - Commercial: 2.5V to 5.5V - Industrial: 2.5V to 5.5V
 - Industrial. 2.5 v to 5.5 v
- Low power consumption
 - < 2 mA @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 KHz
 - < 1 µA typical standby current</p>

Pin Diagram



Advance Information

TABLE OF CONTENTS

1.0	General Description	3
2.0	PIC12C5XX Device Varieties	
3.0	Architectural Overview	7
4.0	Memory Organization	11
5.0	I/O Port	
6.0	Timer0 Module and TMR0 Register	21
7.0	Special Features of the CPU	25
8.0	Instruction Set Summary	37
9.0	Development Support	
10.0	Electrical Characteristics - PIC12C5XX	53
11.0	Packaging Information	65
Appendi	ix A:PIC16/17 Microcontrollers	69
Index		79
PIC12C	5XX Product Identification System	83

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC12C5XX from Microchip Technology is a family of low-cost, high performance, 8-bit, fully static, EPROM/ROM-based CMOS microcontrollers. It employs a RISC architecture with only 33 single word/ single cycle instructions. All instructions are single cycle (1 μ s) except for program branches which take two cycles. The PIC12C5XX delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC12C5XX products are equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including INTRC internal oscillator mode and the power-saving LP (Low Power) oscillator. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.


The PIC12C5XX are available in the cost-effective One-Time-Programmable (OTP) versions which are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC12C5XX products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM[®] PC and compatible machines.

1.1 <u>Applications</u>

The PIC12C5XX series fits perfectly in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The EPROM technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC12C5XX series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic and PLD's in larger systems, coprocessor applications).

TABLE 1-1: PIC12C5XX FAMILY OF DEVICES



DS40139A-page 4

2.0 PIC12C5XX DEVICE VARIETIES

A variety of packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC12C5XX Product Identification System at the back of this data sheet to specify the correct part number.

2.1 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

PIC12C5XX

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12C5XX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12C5XX uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and Consequently, execution of instructions. all instructions (33) execute in a single cycle (1µs @ 4MHz) except for program branches.

The PIC12C508 address 512 x 12 of program memory, the PIC12C509 addresses 1K x 12 of program memory. All program memory is internal.

The PIC12C5XX can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC12C5XX has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12C5XX simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC12C5XX device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.


The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is either a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1.

FIGURE 3-1: PIC12C5XX BLOCK DIAGRAM



Name	DIP Pin #	SOIC Pin #	I/O/P Type	Buffer Type	Description
GP0	7	7	I/O	TTL/ST	Bi-directional I/O port/ serial programming clock. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP1	6	6	I/O	TTL/ST	Bi-directional I/O port/ serial programming data. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP2/T0CKI	5	5	I/O	ST	Bi-directional I/O port. Can be configured as T0CKI.
GP3/MCLR/Vpp	4	4	I	TTL	Input port/master clear (reset) input/programming volt- age input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation. Can be software programmed for internal weak pull-up and wake-up from SLEEP on pin change. Weak pull- up always on if configured as MCLR
GP4/OSC2	3	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output. Con- nections to crystal or resonator in crystal oscillator mode (XT and LP modes only, GPIO in other modes).
GP5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port oscillator crystal input/external clock source input (GPIO in Internal RC mode only, OSC1 in all other oscillator modes).
Vdd	1	1	Р	_	Positive supply for logic and I/O pins
Vss	8	8	Р		Ground reference for logic and I/O pins

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter is incremented every Q1, and the instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.

3.2 Instruction Flow/Pipelining

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



4.0 MEMORY ORGANIZATION


PIC12C5XX memory is organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one STA-TUS register bit. For the PIC12C509 with a data memory register file of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Select Register (FSR).

4.1 Program Memory Organization

The PIC12C508 and PIC12C509 each have a 12-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

Only the first 512 x 12 (0000h-01FFh) for the PIC12C508 and 1K x 12 (0000h-03FFh) for the PIC12C509 are physically implemented. Refer to Figure 4-1. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 12 space (PIC12C508) or 1K x 12 space (PIC12C509). The reset vector is at 0000h. Location 01FFh (PIC12C508) or location 03FFh (PIC12C509) contains the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC12C5XX



4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.

For the PIC12C508, the register file is composed of 7 special function registers and 25 general purpose registers (Figure 4-2).

For the PIC12C509, the register file is composed of 7 special function registers, 25 general purpose registers, and 16 general purpose registers that may be addressed using a banking scheme (Figure 4-3).


4.2.1 GENERAL PURPOSE REGISTER FILE

The general purpose register file is accessed either directly or indirectly through the file select register FSR (Section 4.7).

FSR<6:5>-00 01 File Address INDF⁽¹⁾ 20h 00h TMR0 01h PCL 02h Addresses map STATUS 03h back to FSR 04h addresses OSCCAL in Bank 0. 05h GPIO 06h 07h General Purpose Registers 2Fh 0Fh 10h 30h General General Purpose Purpose Registers Registers 1Fh 3Fh Bank 0 Bank 1 Note 1: Not a physical register. See Section 4.7

FIGURE 4-3: PIC12C509 REGISTER FILE MAP

FIGURE 4-2: PIC12C508 REGISTER FILE MAP



4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1). The special registers can be classified into two sets. The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1:SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset	Value on Wake-up on Pin Change
N/A	TRIS	I/O control	register	S						11 1111	11 1111	11 1111
N/A	OPTION	Contains of prescaler,			0			VDT		1111 1111	1111 1111	1111 1111
00h	INDF	Uses conto register)	ents of F	SR to a	ddress c	lata me	/sical	xxxx xxxx	uuuu uuuu	uuuu uuuu		
01h	TMR0	8-bit real-t	ime cloc	k/counte	er			xxxx xxxx	uuuu uuuu	uuuu uuuu		
02h ⁽¹⁾	PCL	Low order	8 bits of	PC						1111 1111	1111 1111	1111 1111
03h	STATUS	GPWUF		PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu	100q quuu
04h	FSR (12C508)	Indirect da	ta mem	ory addr	ess poin	ter			Į	111x xxxx	111u uuuu	111u uuuu
04h	FSR (12C509)	Indirect da	ta mem	ory addr	ess poin	ter				110x xxxx	11uu uuuu	11uu uuuu
04h	FSR	Indirect da	ta mem	ory addr	ess poin	ter				1xxx xxxx	luuu uuuu	luuu uuuu
05h	OSCCAL	CAL7	CAL6	CAL5	CAL4	—	—	—	—	0111	uuuu	uuuu
06h	GPIO	—	—	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu	uu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable) x = unknown, u = unchanged, q = see the tables in Section 7.7 for possible values.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.5 for an explanation of how to access these bits.

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bit for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions, which do affect STATUS bits, see Table 8-2, Instruction Set Summary.

FIGURE 4-4: STATUS REGISTER (ADDRESS:03h)

R/W-0	R/W-0	R/W-0	R-1	<u>R-1</u>	R/W-x	R/W-x	R/W-x						
PWUF	—	PA0	TO	PD	Z	DC	С	R = Readable bit					
t7	6	5	4	3	2	1	bit0	W = Writable bit - n = Value at POR reset					
t 7:	GPWUF: G												
	1 = Reset f 0 = After points				change								
it 6:	Unimplem	ented											
it 5:	 PA0: Program page preselect bits 1 = Page 1 (200h - 3FFh) - PIC12C509 0 = Page 0 (000h - 1FFh) - PIC12C508 and PIC12C509 Each page is 512 bytes. Using the PA0 bit as a general purpose read/write bit in devices which do not use it for program page preselect is not recommended since this may affect upward compatibility with future products. 												
it 4:	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred												
	PD : Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction												
it 2:	Z : Zero bit 1 = The res 0 = The res			• •	tion is zero tion is not ze	ro							
	 DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions) ADDWF 1 = A carry from the 4th low order bit of the result occurred 0 = A carry from the 4th low order bit of the result did not occur SUBWF 												
					e result did no e result occur								
			r אחחת פו	IBWE and RE	RF, RLF instru	(otione)							

4.4 OPTION Register

The OPTION register is a 8-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A RESET sets the OPTION<7:0> bits.

FIGURE 4-5: OPTION REGISTER

Note that TRIS overrides OPTION control if GPPU is enabled and GPWU is disabled.

- **Note:** If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin.
 - **Note:** If the TOCS bit is set to '1', GP2 is forced to be an input even if TRIS GP2 = '0'

W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1								
GPWU bit7	GPPU 6	TOCS 5	T0SE 4	PSA 3	PS2 2	PS1 1	PS0 bit	W = Writable bit U = Unimplemented bit							
5117	Ū	0	-	Ū	L	·	Dit	- n = Value at POR reset Reference Table 4-1 for other resets.							
bit 7:	GPWU : Ena 1 = Disable 0 = Enablec	d	ıp on pin c	hange (GP	0, GP1, GP3)									
bit 6:															
bit 5:	TOCS : Timer0 clock source select bit 1 = Transition on T0CKI pin 0 = Transition on internal instruction cycle clock, Fosc/4														
bit 4:	TOSE : Timer0 source edge select bit 1 = Increment on high to low transition on the T0CKI pin 0 = Increment on low to high transition on the T0CKI pin														
bit 3:	PSA : Presc 1 = Prescale 0 = Prescale	er assigned	to the WD												
bit 2-0:	PS2:PS0 : P	rescaler rat	te select b	its											
	Bit Value	Timer0 R	ate WD	Rate											
	000	1:2 1:4	1:												
	001 010	1:4	1:												
	011	1:16	1:												
	100	1:32	1 :	16											
	101	1:64		32											
	110	1:128		64											
	111	1:256	i 1:	128											

4.5 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.


For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-6).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-6).

Instructions where the PCL is the destination, or Modify PCL instructions, include MOVWF PC, ADDWF PC, and BSF PC, 5.

Note: Because PC<8> is cleared in the CALL instruction, or any Modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-6: LOADING OF PC BRANCH INSTRUCTIONS -PIC12C508/C509



4.5.1 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page i.e., the oscillator calibration instruction. After executing MOVLW XX, the PC will roll over to location 00h, and begin executing user code.

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.6 <u>Stack</u>

PIC12C5XX devices have a 12-bit wide hardware push/pop stack.

A CALL instruction will *push* the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

4.7 Indirect Data Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- Register file 07 contains the value 10h
- Register file 08 contains the value 0Ah
- Load the value 07 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 08)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	-		
	movlw	0x10	;initialize pointer
	movwf	FSR	; to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR,F	;inc pointer
	btfsc	FSR,4	;all done?
	goto	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue

The FSR is a 5-bit wide register. It is used in conjunction with the INDF register to indirectly address the data memory area.

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

PIC12C508: Does not use banking. FSR<6:5> are unimplemented and read as '1's.

PIC12C509: Uses FSR<5>. Selects between bank 0 and bank 1. FSR<6> is unimplemented, read as '1'.




FIGURE 4-7: DIRECT/INDIRECT ADDRESSING

PIC12C5XX

NOTES:

5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers are all set. GP0 and GP1 can be programmed in software with weak pull-ups.

5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP5:GP0). Bits 7 and 6 are unimplemented and read as '0's. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions the pins will read as '0' during port read. Pins GP0, GP1, and GP3 can be configured with weak pull-ups and also with wake-up on change. The wake-up on change and weak pull-up functions are not pin selectable. If pin 4 is configured as MCLR, weak pullup is always on and wake-up on change for this pin is not set.

5.2 TRIS Register

The output driver control register is loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3 which is input only and GP2 which may be controlled by the option register, see Section 4.4.

Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

TABLE 5-1: SUMMARY OF PORT REGISTERS


Value on Value on Value on Power-On MCLR and Wake-up on Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 1 Bit 0 Name Bit 3 Bit 2 Reset WDT Reset **Pin Change** N/A TRIS I/O control registers --11 1111 --11 1111 --11 1111 T0CS PSA PS1 N/A OPTION GPWU GPPU T0SE PS2 PS0 1111 1111 1111 1111 1111 1111 ΤŌ \overline{PD} 03H STATUS GPWUF 000q quuu PA0 Ζ DC С 0001 1xxx 100q quuu GP3 GP0 GPIO GP5 GP4 GP2 GP1 06h --xx xxxx --uu uuuu --uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = see tables in Section 7.7 for possible values.

5.3 <u>I/O Interfacing</u>

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



5.4 I/O Programming Considerations

5.4.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of GPIO will cause all eight bits of GPIO to be read into the CPU, bit5 to be set and the GPIO value to be written to the output latches. If another bit of GPIO is used as a bidirectional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., ${\tt BCF}$, ${\tt BSF}$, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wiredand"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial GPIO Settings
; GPIO<5:3> Inputs
; GPIO<2:0> Outputs
;GPIO<6> have external pull-ups and are
;not connected to other circuitry

;						
;				GPIC) latch	GPIO pins
;						
	BCF	GPIO,	5	;01	-ppp	11 pppp
	BCF	GPIO,	4	;10	-ppp	11 pppp
	MOVLW	007h		;		
	TRIS	GPIO		;10	-ppp	11 pppp
;						

;Note that the user may have expected the pin ;values to be --00 pppp. The 2nd BCF caused ;GP4 to be latched as the pin value (High).

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

		-\/	4	Q1 Q2 Q3 Q4'	
Instruction	PC	<u>X PC + 1</u>	<u> X PC + 2 </u> X 	PC + 3	This example shows a write to GPIO followed by a read from GPIO.
fetched	MOVWF GPIO	MOVF GPIO,W	NOP	NOP	Data setup time = $(0.25 \text{ TCY} - \text{TPD})$
1		1		1	· · · · · · · · · · · · · · · · · · ·
GP5:GP0		1	X : :		where: $TCY = instruction cycle.$
				1	TPD = propagation delay
1		Port pin written here	Port pin sampled here	1	Therefore, at higher clock frequencies, a write followed by a read may be problematic.
Instruction		1	i 1 i	1	
executed		MOVWF GPIO	MOVF GPIO,W	NOP	
		(Write to GPIO)	(Read GPIO)	1 1 1	
			1 1		

FIGURE 5-2: SUCCESSIVE I/O OPERATION

6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
 - Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.




FIGURE 6-1: TIMER0 BLOCK DIAGRAM

FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

(Program Counter)	PC-1	PC	PC+1	PC+2	PC+3	PC+4		PC+6
Instruction Fetch	1	MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	
		1 1 1	ı ı ı	1 1 1	1 1 1	1 1 1		
Timer0	<u> </u>	<u>, T0+1 χ</u>	<u>, T0+2 χ</u>	<u>, NTO X</u>	<u>, NTO X</u>	<u>, ΝΤΟ χ</u>	<u>NT0+1 X </u>	<u>NT0+2</u> χ
	1	1		
Instruction	1		; T	; T	; T	; T		Ť
Executed	1	1	Write TMR0	Read TMR0	Read TMR0	Read TMR0	Read TMR0	Read TMR0

FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-Or Reset	MCL	ie on R and Reset	Valu Wake- Pin Cl	up on
01h	TMR0	Timer0	- 8-bit re	XXXX XXX	x uuuu	uuuu	uuuu	uuuu						
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 111	1 1111	1111	1111	1111
N/A	TRIS	I/O cont	rol regis	ters		11 111	111	1111	11	1111				

Legend: Shaded cells not used by Timer0, - = unimplemented, x = unknown, u = unchanged,

6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-4). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4TOSC (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-4 shows the delay from the external clock edge to the timer incrementing.

6.1.3 OPTION REGISTER EFFECT ON GP2 TRIS

If the option register is set to read TIMER0 from the pin, the port is forced to an input regardless of the TRIS register setting.




FIGURE 6-4: TIMER0 TIMING WITH EXTERNAL CLOCK

6.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 7.6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the

following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

CLRF	TMR0	;Clear TMR0
CLRWDT		;Clears WDT and
		;prescaler
MOVLW	'xxxx1xxx'	;Select new prescale
OPTION		;value

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

LRWDT		
OVLW	'xxxx0xxx'	

;Clear WDT and ;prescaler ;Select TMR0, new ;prescale value and ;clock source

OPTION

C

M




FIGURE 6-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC12C5XX family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- · Oscillator selection
- Reset
 - Power-On Reset (POR)
 - Device Reset Timer (DRT)
 - Wake-up from SLEEP on pin change
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit Serial Programming

The PIC12C5XX has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using XT or LP selectable oscillator options, there is always an 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. If using INTRC or EXTRC there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRL RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

7.1 Configuration Bits

The PIC12C5XX configuration word consists of 5 bits. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit, and one bit is the $\overline{\text{MCLR}}$ enable bit. One bit is the code protection bit (Figure 7-1).

OTP devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" on the inside back cover).

FIGURE 7-1: CONFIGURATION WORD FOR PIC12C508 OR PIC12C509

_	—	—	—	—	—	—	MCLRE	CP	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit11	10	9	8	7	6	5	4	3	2	1	bit0	Address ⁽¹⁾ :	FFFh
bit 11-5:	Unim	plement	ed										
bit 4:	 MCLRE: MCLR enable bit. 1 = MCLR enabled 0 = MCLR disabled 												
bit 3:	CP: Code protection bit. 1 = Code protection off 0 = Code protection on												
bit 2:	1 = W	WDTE: Watchdog timer enable bit 1 = WDT enabled 0 = WDT disabled											
bit 1-0:	 FOSC1:FOSC0: Oscillator selection bits 11 = EXTRC - external RC oscillator 10 = INTRC - internal RC oscillator 01 = XT oscillator 00 = LP oscillator 												
Note 1:					0	•	ations to de ressable d				he		

7.2 Oscillator Configurations

7.2.1 OSCILLATOR TYPES

The PIC12C5XX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor

7.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 7-2). The PIC12C5XX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT or LP modes, the device can have an external clock source drive the GP5/ OSC1/CLKIN pin (Figure 7-3).

FIGURE 7-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT OR LP OSC CONFIGURATION)




FIGURE 7-3: EXTERNAL CLOCK INPUT OPERATION (XT OR LP OSC CONFIGURATION)




TABLE 7-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C5XX

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range
XT	455 kHz	68-100 pF	68-100 pF
	2.0 MHz	15-33 pF	15-33 pF
	4.0 MHz 🎊	10-22 pF	10-22 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for applopriate values of external components.

TABLE 7-2:	CAPACITOR SELECTION
	FOR CRYSTAL OSCILLATOR
	- PIC12C5XX

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range
LP	32 kHz ⁽¹⁾	15 pE 1	15 pF
XT	100 kHz	_ 115-30 pt	200-300 pF
	200 kHz 🔨	\\ 15-30 pF	100-200 pF
	455 KHZ	¹ 15-30 pF	15-100 pF
25	D VITAHZ	15-30 pF	15-30 pF
(P)	² 2 MHz	15 pF	15 pF
U	4 MHz	15 pF	15 pF

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 7-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 7-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 7-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



7.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 7-6 shows how the R/C combination is connected to the PIC12C5XX. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

FIGURE 7-6: RC OSCILLATOR MODE



7.2.5 INTERNAL 4 MHZ RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock.

In addition, a calibration instruction is programmed into the top of memory which indicates the calibration value for the internal RC oscillator. This value, OSCCAL, is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the reset vector. This will load the W register with the calibration value upon reset and the PC will then roll over to 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

7.3 <u>RESET</u>

The device differentiates between various kinds of reset:

- a) Power on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT time-out reset during normal operation
- e) WDT time-out reset during SLEEP
- f) Wake-up from SLEEP on pin change

Some registers are not reset in any way; they are unknown on POR and unchanged in any other reset. Most other registers are reset to "reset state" on poweron reset (POR), on $\overline{\text{MCLR}}$ or WDT reset during normal operation. They are not affected by a WDT reset during SLEEP or $\overline{\text{MCLR}}$ reset during SLEEP, since these resets are viewed as resumption of normal operation. The exceptions to this are $\overline{\text{TO}}$, $\overline{\text{PD}}$, and GPWUF bits. They are set or cleared differently in different reset situations. These bits are used in software to determine the nature of reset. See Table 7-3 for a full description of reset states of all registers.

Register	Address	Power-on Reset	MCLR Reset WDT time-out Wake-up on Pin Change
W		qqqq xxxx (1)	qqqq uuuu (1)
INDF	00h	XXXX XXXX	uuuu uuuu
TMR0	01h	XXXX XXXX	uuuu uuuu
PC	02h	1111 1111	1111 1111
STATUS	03h	0001 1xxx	?00? ?uuu (2)
FSR (12C508)	04h	111x xxxx	111u uuuu
FSR (12C509)	04h	110x xxxx	11uu uuuu
OSCCAL	05h	0111	uuuu
GPIO	06h	xx xxxx	uu uuuu
OPTION	_	1111 1111	1111 1111
TRIS	_	11 1111	11 1111

TABLE 7-3:RESET CONDITIONS FOR REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', ? = value depends on condition.

Note 1: Bits <7:4> of W register contain oscillator calibration (OSCCAL) values due to MOVLW XX instruction at top of memory.

Note 2: See Table 7-6 for reset value for specific conditions


	STATUS Addr: 03h	PCL Addr: 02h
Power on reset	0001 1xxx	1111 1111
MCLR reset during normal operation	000u uuuu	1111 1111
MCLR reset during SLEEP	0001 0uuuu	1111 1111
WDT reset during SLEEP	0000 0uuu	1111 1111
WDT reset normal operation	0000 luuu	1111 1111
Wake-up from SLEEP on pin change	1001 Ouuu	1111 1111

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

7.3.1 MCLR ENABLE

This configuration bit when unprogrammed (left in the '1' state) enables the external $\overline{\text{MCLR}}$ function. When programmed, the $\overline{\text{MCLR}}$ function is tied to the internal VDD, and the pin is assigned to be a GPIO. See Figure 7-7.

FIGURE 7-7: MCLR SELECT



7.4 Power-On Reset (POR)

The PIC12C5XX family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip reset for most power-up situations.

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, tie the MCLR pin directly to VDD. An internal weak pull-up resistor is implemented using a transistor. Refer to Table 10-5 for the pull-up resistor ranges. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 7-8.

The Power-On Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects $\overline{\text{MCLR}}$ to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the onchip reset signal.

A power-up example where $\overline{\text{MCLR}}$ is tied to Vss is shown in Figure 7-9. VDD is allowed to rise and stabilize before bringing $\overline{\text{MCLR}}$ high. The chip will actually come out of reset TDRT msec after $\overline{\text{MCLR}}$ goes high.

In Figure 7-10, the on-chip Power-On Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-11 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the GP3/MCLR/VPP pin, and when the GP3/MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-10).

Note: When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information refer to Application Notes "Power-Up Considerations" - AN522 and "Power-up Trouble Shooting" - AN607.

FIGURE 7-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




FIGURE 7-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)




FIGURE 7-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 7-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



7.5 Device Reset Timer (DRT)

In the PIC12C5XX, the DRT runs any time the device is powered up. DRT runs from RESET only in XT and LP modes. It is disabled from RESET in INTRC and EXTRC modes.

The Device Reset Timer (DRT) provides a fixed 18 ms nominal time-out on reset. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET condition for approximately 18 ms after the voltage on the GP3/MCLR/VPP pin has reached a logic high (VIHMC) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out (only in XT and LP modes). This is particularly important for applications using the WDT to wake from SLEEP mode automatically.

7.6 <u>Watchdog Timer (WDT)</u>

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external RC oscillator of the GP5/OSC1/CLKIN pin and the internal 4 MHz oscillator. That means that the WDT will run even if the clock on the GP5/OSC1/CLKIN and GP4/OSC2 pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The \overline{TO} bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1). Refer to the PIC12C5XX Programming Specifications to determine how to access the configuration word.

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, time-out a period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.




FIGURE 7-12: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 7-5:SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset	Value on Wake-up on Pin Change
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	1111 1111

Legend: Shaded boxes = Not used by Watchdog Timer, - = unimplemented, read as '0', u = unchanged

7.7 <u>Time-Out Sequence, Power Down,</u> and Wake-up from SLEEP Status Bits (TO/PD/GPWUF)

The $\overline{\text{TO}}$, $\overline{\text{PD}}$, and GPWUF bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a $\overline{\text{MCLR}}$ or Watchdog Timer (WDT) reset, or a $\overline{\text{MCLR}}$ or WDT reset.

TABLE 7-6:	TO/PD/GPWUF STATUS
	AFTER RESET

GPWUF	TO	PD	RESET caused by
0	0	0	WDT wake-up from SLEEP
0	0	1	WDT time-out (not from SLEEP)
0	1	0	MCLR wake-up from SLEEP
0	1	1	Power-up
0	u	u	MCLR not during SLEEP
1	1	0	Wake-up from SLEEP on pin change

Legend: Legend: u = unchanged

Note 1: The TO, PD, and GPWUF bits maintain their status (u) until a reset occurs. A low-pulse on the MCLR input does not change the TO, PD, and GPWUF status bits.

These STATUS bits are only affected by events listed in Table 7-7.

TABLE 7-7:EVENTS AFFECTING TO/PDSTATUS BITS

Event	GPWUF	TO	PD	Remarks
Power-up	0	1	1	
WDT Time-out	0	0	u	No effect on PD
SLEEP instruction	u	1	0	
CLRWDT instruction	u	1	1	
Wake-up from SLEEP on pin change	1	1	0	

Legend: u = unchanged

A WDT time-out will occur regardless of the status of the \overline{TO} bit. A SLEEP instruction will be executed, regardless of the status of the \overline{PD} bit. Table 7-6 reflects the status of \overline{TO} and \overline{PD} after the corresponding event.


Table 7-4 lists the reset conditions for the special function registers, while Table 7-3 lists the reset conditions for all the registers.

7.8 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.

To reset PIC12C5XX devices when a brown-out occurs, external brown-out protection circuits may be built, as shown in Figure 7-13 and Figure 7-14.


FIGURE 7-13:	BROWN-OUT PROTECTION
	CIRCUIT 1



This circuit will activate reset when VDD goes below Vz + 0.7V (where Vz = Zener voltage).

*Refer to Figure 7-7 and Table 10-5 for internal weak pullup on MCLR.

FIGURE 7-14: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

*Refer to Figure 7-7 and Table 10-5 for internal weak pull-up on $\overline{\text{MCLR}}.$

7.9 Power-Down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

7.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{TO} bit (STATUS<4>) is set, the \overline{PD} bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the GP3/MCLR/VPP pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or Vss and the GP3/ MCLR/VPP pin must be at a logic high level (VIHMC) if MCLR is enabled.

7.9.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. An external reset input on GP3/MCLR/VPP pin.
- 2. A Watchdog Timer time-out reset (if WDT was enabled).
- 3. A change on input pin GP0, GP1, or GP3

These events cause a device reset. The \overline{TO} , \overline{PD} , and GPWUF bits can be used to determine the cause of device reset.. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up). The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF bit indicates a change in state while in SLEEP at pins GP0, GP1, or GP3 (since the last time there was a file or bit operation on GP port).

Caution: Right before entering SLEEP, read the input pins. When in SLEEP, wake up occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before reentering SLEEP, a wake up will occur immediately even if no pins change while in SLEEP mode.

The WDT is cleared when the device wakes from sleep, regardless of the wake-up source.

7.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

7.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other codeidentification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '1's.

7.12 In-Circuit Serial Programming


The PIC12C5XX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the GP1 and GP0 pins low while raising the $\overline{\text{MCLR}}$ (VPP) pin from VIL to VIHH (see programming specification). GP1 becomes the programming clock and GP0 becomes the programming data. Both GP1 and GP0 are Schmitt Trigger inputs in this mode.

After reset, a 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC12C5XX Programming Specifications.

A typical in-circuit serial programming connection is shown in Figure 7-15.

FIGURE 7-15: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



8.0 INSTRUCTION SET SUMMARY

Each PIC12C5XX instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC12C5XX instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
€	In the set of
italics	User defined term (font is courier)


All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic,						ode	Status	
Operar		Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	-	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	-	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A		NTROL OPERATIONS						
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	k	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except forGOTO. (Section 4.5)

2: When an I/O register is modified as a function of itself (e.g. MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 5, 6, or 7 causes the contents of the W register to be written to the tristate latches of GPIO. A '1' forces the pin to a hi-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add Wa	and f				
Syntax:	[<i>label</i>] ADDWF f,d					
Operands:	$0 \le f \le 31$					
	$d \in [0,1]$					
Operation:	(W) + (f)	\rightarrow (dest)				
Status Affected:	C, DC, Z					
Encoding:	0001	11df	ffff			
Description:	Add the co register 'f'. in the W re stored bac	If 'd' is 0 t egister. If 'd	he result is d' is '1' the	s stored		
Words:	1					
Cycles:	1					
Example:	ADDWF	FSR, 0				
Before Instru	iction					
W =	0x17					
FSR =	0xC2					
After Instruct						
W =	0xD9					
FSR =	0xC2					

ANDWF	AND W	with f				
Syntax:	[<i>label</i>] ANDWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1 \right] \end{array}$					
Operation:	(W) .AND	0. (f) \rightarrow (c	lest)			
Status Affected:	Z					
Encoding:	0001	01df	ffff			
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	ANDWF	FSR,	1			
Before Instru W = FSR = After Instructi W = FSR =	0x17 0xC2					

ANDLW	And liter	al with V	V			
Syntax:	[label] A	[<i>label</i>] ANDLW k				
Operands:	$0 \le k \le 2\xi$	55				
Operation:	(W).AND	. (k) \rightarrow (V	V)			
Status Affected:	Z					
Encoding:	1110	kkkk	kkkk			
Description:	The conter AND'ed wiresult is pl	ith the eigl	nt-bit litera	l 'k'. The		
Words:	1					
Cycles:	1					
Example:	ANDLW	0x5F				
Before Instruction						
W =	0xA3					
After Instruct	ion					
W =	0x03					
Example: Before Instru W = After Instruct	ANDLW Iction 0xA3	0x5F				

BCF	Bit Clear	f		
Syntax:	[label]	BCF f,b)	
Operands:	$0 \le f \le 31$ $0 \le b \le 7$			
Operation:	$0 \rightarrow (f < b)$	>)		
Status Affected:	None			
Encoding:	0100	bbbf	ffff	
Description:	Bit 'b' in re	gister 'f' is	cleared.	
Words:	1			
Cycles:	1			
Example:	BCF	FLAG_REG	, 7	
Before Instru FLAG_R	uction EG = 0xC	7		
After Instruc FLAG_R	tion EG = 0x47	7		

BSF	Bit Set f				
Syntax:	[label]	BSF f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$1 \rightarrow (f < b)$	>)			
Status Affected:	None				
Encoding:	0101	bbbf	ffff		
Description:	Bit 'b' in re	egister 'f' is	set.		
Words:	1				
Cycles:	1				
Example:	BSF	FLAG_REG	, 7		
	Before Instruction FLAG_REG = 0x0A				
After Instruction FLAG_REG = 0x8A					
BTFSC	Bit Test 1	f, Skip if	Clear		

BIFSC		Bit les	st f, a	экір п	Clear			
Syntax:		[label] BT	FSC	f,b			
Operands	-	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$						
Operation	:	skip if (f) = 0						
Status Affe	ected:	None						
Encoding:		0110	k	bbf	ffff			
Descriptio		If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and an NOP is executed instead, making this a 2 cycle instruction.						
Words:		1						
Cycles:		1(2)						
Example:		HERE FALSE TRUE		FSC TO	FLAG,1 PROCESS	_CODE		
	e Instruc C	ction =	ad	dress	(HERE)			
if P if	Instructi FLAG<1 PC FLAG<1 PC	> =	1,		(TRUE); FALSE)			

BTFSS	Bit Test f, Skip if Set						
Syntax:	[label] BTFSS f,b						
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b < 7 \end{array}$						
Operation:	skip if (f) = 1						
Status Affected:	None						
Encoding:	0111 bbbf ffff						
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped.						
	If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and an NOP is executed instead, making this a 2 cycle instruction.						
Words:	1						
Cycles:	1(2)						
Example:	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •						
Before Inst PC	ruction = address (HERE)						
After Instru If FLAG PC if FLAG PC	<pre>i<1> = 0, = address (FALSE);</pre>						

CALL	Subroutine Call					
Syntax:	[<i>label</i>] CALL k					
Operands:	$0 \leq k \leq 255$					
Operation:	(PC) + 1 \rightarrow Top of Stack; k \rightarrow PC<7:0>; (STATUS<6:5>) \rightarrow PC<10:9>; 0 \rightarrow PC<8>					
Status Affected:	None					
Encoding:	1001 kkkk ki	kkk				
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA- TUS<6:5>, PC<8> is cleared. CALL is a two cycle instruction.					
Words:	1					
Cycles:	2					
Example:	HERE CALL THE	ERE				
Before Instruction PC = address (HERE)						
After Instruction PC = address (THERE) TOS = address (HERE + 1)						

CLRF

•=	•.••					
Syntax:	[label]	CLRF f				
Operands:	$0 \le f \le 31$					
Operation:	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$					
Status Affected:	Z					
Encoding:	0000	011f	ffff			
Description:	The contents of register 'f' are cleared and the Z bit is set.					
Words:	1					
Cycles:	1					
Example:	CLRF	FLAG_REG				
Before Instruction FLAG_REG = 0x5A						
After Instruct FLAG_RI Z		0x00 1				

Clear f

CLRW	Clear W			
Syntax:	[label] CLRW			
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	0000 0100 0000			
Description:	The W register is cleared. Zero bit (Z) is set.			
Words:	1			
Cycles:	1			
Example:	CLRW			
Before Instru W =				
After Instruc W = Z =	tion 0x00 1			
CLRWDT	Clear Watchdog Timer			
Syntax:	[label] CLRWDT			
Operands:	None			
Operation:	00h \rightarrow WDT; 0 \rightarrow WDT prescaler (if assigned); 1 \rightarrow TO; 1 \rightarrow PD			
Status Affected:	TO, PD			
Encoding:	0000 0000 0100			
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set.			
Words:	1			
Cycles:	1			
Example:	CLRWDT			
Before Instru WDT cou				
After Instruc WDT cou WDT pre TO PD	unter = $0x00$			

COMF	Complement f			
Syntax:	[<i>label</i>] COMF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$			
Operation:	$(\overline{f}) \rightarrow (dest)$			
Status Affected:	Z			
Encoding:	0010 01df ffff			
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example:	COMF REG1,0			
Before Instru REG1	uction = 0x13			
After Instruc REG1 W	tion = 0x13 = 0xEC			

Decrement f			
[label] DECF f,d			
$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$			
$(f) - 1 \rightarrow (dest)$			
Z			
0000 11df ffff			
Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
1			
1			
DECF CNT, 1			
$ \begin{array}{rcl} \text{ction} & & \\ = & 0 \\ \text{con} & & \\ = & 0 \\ \text{x00} \\ = & 1 \end{array} $			

DECFSZ	Decrement f, Skip if 0			
Syntax:	[label] DECFSZ f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$			
Operation:	(f) $- 1 \rightarrow d$; skip if result = 0			
Status Affected:	None			
Encoding:	0010 11df ffff			
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.			
	If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead mak- ing it a two cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example:	HERE DECFSZ CNT, 1 GOTO LOOP			
	CONTINUE • •			
Before Instru	uction			
PC	= address (HERE)			
After Instruc CNT if CNT PC if CNT PC	<pre>= CNT - 1; = 0, = address (CONTINUE);</pre>			

GOTO	Unconditional Branch			
Syntax:	[label]	GOTO	k	
Operands:	$0 \le k \le 5$	11		
Operation:	$k \rightarrow PC<8:0>;$ STATUS<6:5> $\rightarrow PC<10:9>$			
Status Affected:	None			
Encoding:	101k	kkkk	kkkk	
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example:	GOTO THERE			
After Instruction				
PC =	address	(THERE)		

Advanced Information

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	0010 10df ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	INCF CNT, 1
Before Instru CNT Z After Instruc CNT Z	= 0xFF = 0
INCFSZ	Increment f, Skip if 0
Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruc- tion, which is already fetched, is dis-

carded and an NOP is executed instead making it a two cycle instruc-

INCFSZ

GOTO

address (HERE)

address (CONTINUE);

address (HERE +1)

CNT + 1;

CNT, 1

LOOP

tion.

1(2)

HERE

=

=

= 0,

=

≠ 0,

=

CONTINUE •

1

Words:

Cycles:

Example:

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. (k) \rightarrow (W)
Status Affected:	Z
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	IORLW 0x35
Before Instru W =	uction 0x9A
After Instruct W = Z =	tion 0xBF 0
IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W).OR. (f) \rightarrow (dest)
Status Affected:	Z
Encoding:	0001 00df ffff
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example:	IORWF RESULT, 0
Before Instru RESULT W	
After Instruct RESULT W Z	

Before Instruction PC

After Instruction CNT

if CNT

if CNT

PC

PC

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Encoding:	0010 00df ffff
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
After Instruc W =	tion value in FSR register

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Encoding:	1100 kkkk kkkk
Description:	The eight bit literal 'k' is loaded into the W register. The don't cares will assemble as 0s.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
After Instruc W =	tion 0x5A

MOVWF	Move W	to f		
Syntax:	[label]	MOVWF	f	
Operands:	$0 \le f \le 3$	1		
Operation:	(W) \rightarrow (t	f)		
Status Affected:	None			
Encoding:	0000	001f	ffff	
Description:	Move dat ter 'f'.	a from the	W register	to regis-
Words:	1			
Cycles:	1			
Example:	MOVWF	TEMP_REG		
Before Instru TEMP_R W		0xFF 0x4F		
After Instruct TEMP_R W		0x4F 0x4F		

NOP	No Oper	ation	
Syntax:	[label]	NOP	
Operands:	None		
Operation:	No opera	ation	
Status Affected:	None		
Encoding:	0000	0000	0000
Description:	No opera	ation.	
Words:	1		
Cycles:	1		
Example:	NOP		

OPTION	Load OF	Load OPTION Register			
Syntax:	[label]	OPTION	1		
Operands:	None				
Operation:	$(W) \rightarrow O$	PTION			
Status Affected:	None				
Encoding:	0000	0000	0010		
Description:	The content of the W register is loaded into the OPTION register.				
Words:	1				
Cycles:	1				
Example	OPTION				
Before Instru W	uction = 0x07				
After Instruct OPTION					

RETLW	Return with	h Liter	al in W
Syntax:	[label] R	ETLW	k
Operands:	$0 \le k \le 255$		
Operation:	$\begin{array}{l} k \rightarrow (W); \\ TOS \rightarrow PC \end{array}$		
Status Affected:	None		
Encoding:	1000 k	kkk	kkkk
Description:	bit literal 'k'. T loaded from t	he prog	ded with the eight gram counter is of the stack (the s is a two cycle
Words:	1		
Cycles:	2		
Example:	CALL TABLE	;tabl ;valu	e offset e. w has table
TABLE	ADDWF PC RETLW k1 RETLW k2 RETLW kn	;Begi ;	offset n table of table
Before Instru W =	uction 0x07		
After Instruct W =	tion value of k8		

RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RLF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 31\\ d\in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	0011 01df ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
Before Instru	
REG1 C	= 1110 0110 = 0
After Instruct	tion
REG1	= 1110 0110
W C	= 1100 1100 = 1
RRF	Rotate Right f through Carry
RRF Syntax:	Rotate Right f through Carry [label] RRF f,d
Syntax:	[<i>label</i>] RRF f,d $0 \le f \le 31$
Syntax: Operands:	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$
Syntax: Operands: Operation:	[label] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below
Syntax: Operands: Operation: Status Affected:	$\begin{bmatrix} label \end{bmatrix} RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$ See description below C $0011 00df ffff$ The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Syntax: Operands: Operation: Status Affected: Encoding:	$\begin{bmatrix} label \end{bmatrix} RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$ See description below C $0011 00df ffff$ The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed
Syntax: Operands: Operation: Status Affected: Encoding:	$\begin{bmatrix} label \end{bmatrix} RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$ See description below C $0011 00df ffff$ The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Syntax: Operands: Operation: Status Affected: Encoding: Description:	$[label] RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$ See description below C $0011 00df ffff$ The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' $C = register 'f'$
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' Tegister 'f' 1
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instruction	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1, 0 inction = 1110 0110
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. C register 'f' 1 1 RRF REG1,0 inction = 1110 0110 = 0

SLEEP	Enter SL	EEP Mo	de
Syntax:	[label]	SLEEP	
Operands:	None		
Operation:	$\begin{array}{l} 00h \rightarrow W \\ 0 \rightarrow WD \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$	/DT; T prescal	er;
Status Affected:	TO, PD,	GPWUF	
Encoding:	0000	0000	0011
Description:	power dow GPWUF is The WDT cleared. The proce with the os	vn status k s unaffecte and its pre ssor is put scillator sto	TO) is set. The bit (PD) is cleared. ed. escaler are into SLEEP mode opped. See sec- ore details.
Words:	1		
Cycles:	1		
Example:	SLEEP		

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f) - (W) \rightarrow (dest)$
Status Affected:	C, DC, Z
Encoding:	0000 10df ffff
Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example 1:	SUBWF REG1, 1
Before Instru REG1 W C After Instruct REG1 W C Example 2: Before Instru REG1 W C After Instruct REG1 W C	= 3 = 2 = ? ion = 1 = 2 = 1 ; result is positive ction = 2 = 2 = ?
Example 3:	,
Before Instru REG1 W C After Instruct REG1 W C	= 1 = 2 = ?

SWAPF	Swap Nibbles in f				
Syntax:	[label] SWAPF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$				
Operation:	$(f < 3:0>) \rightarrow (dest < 7:4>);$ $(f < 7:4>) \rightarrow (dest < 3:0>)$				
Status Affected:	None				
Encoding:	0011 10df ffff				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.				
Words:	1				
Cycles:	1				
Example	SWAPF REG1, 0				
Before Instru REG1 After Instruct REG1 W	= 0xA5 tion				
TRIS	Load TRIS Register				

IRIS	Load TRIS Register
Syntax:	[label] TRIS f
Operands:	f = 6
Operation:	(W) \rightarrow TRIS register f
Status Affected:	None
Encoding:	0000 0000 0fff
Description:	TRIS register 'f' (f = 6) is loaded with the contents of the W register
Words:	1
Cycles:	1
Example	TRIS GPIO
Before Instru W	uction = 0XA5
After Instruc TRIS	tion = 0XA5
Note: $f = 6 f$	for PIC12C5XX only.

XORLW	Exclusive OR literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow$ (W)
Status Affected	I: Z
Encoding:	1111 kkkk kkkk
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	XORLW 0xAF
Before Ins W =	
After Instru W =	
XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$0 \le f \le 31$

Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \ [0,1] \end{array}$			
Operation:	(W) .XOF	R. (f) \rightarrow (c	dest)	
Status Affected:	Z			
Encoding:	0001	10df	ffff	
Description:	Exclusive register wi result is st 1 the resu	th register ored in the	'f'. If 'd' is W registe	0 the r. If 'd' is
Words:	1			
Cycles:	1			
Example	XORWF	REG,1		
Before Instru REG W After Instructi REG W	= 0xAF = 0xB5			

NOTES:

9.0 DEVELOPMENT SUPPORT

9.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXX In-Circuit Emulator
- PRO MATE™ II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH[®]–MP)
- The PIC12C508 and PIC12C509 are supported by the systems shown in Table 9-1.

9.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC16C5X, PIC16CXX and PIC17CXX families. PICMASTER is supplied with the MPLAB[™] Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

9.3 ICEPIC: Low-cost PIC16CXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

9.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

9.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC16/17 devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

9.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

9.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

9.8 PICDEM-3 Low-Cost PIC16CXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PIC-DEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

9.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

9.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC16C5X, PIC16CXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers. MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

9.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

9.12 <u>C Compiler (MPLAB-C)</u>

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

9.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

9.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

9.15 <u>SEEVAL[®] Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

9.16 <u>TrueGauge[®] Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

Product	** MPLAB™ Integrated Development Environment	MPLAB™ C Compiler	MP-DriveWay Applications Code Generator	fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool	*** PICMASTER®/ PICMASTER-CE In-Circuit Emulator	ICEPIC Low-Cost In-Circuit Emulator	****PRO MATE TM II Universal Microchip Programmer	PICSTART® Lite Ultra Low-Cost Dev. Kit	PICSTART® Plus Low-Cost Universal Dev. Kit
PIC12C508, 509	SW007002	SW006005		1	EM167015/ EM167101		DV007003	Ι	DV003001
PIC14000	SW007002	SW006005	1	I	EM147001/ EM147101	1	DV007003	I	DV003001
PIC16C52, 54, 54A, 55, 56, 57, 58A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167015/ EM167101	EM167201	DV007003	DV162003	DV003001
PIC16C554, 556, 558	SW007002	SW006005	1	DV005001/ DV005002	EM167033/ EM167113	1	DV007003	Ι	DV003001
PIC16C61	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167021/ N/A	EM167205	DV007003	DV162003	DV003001
PIC16C62, 62A, 64, 64A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167203	DV007003	DV162002	DV003001
PIC16C620, 621, 622	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167023/ EM167109	EM167202	DV007003	DV162003	DV003001
PIC16C63, 65, 65A, 73, 73A, 74, 74A	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167025/ EM167103	EM167204	DV007003	DV162002	DV003001
PIC16C642, 662*	SW007002	SW006005	1	I	EM167035/ EM167105	1	DV007003	DV162002	DV003001
PIC16C71	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105	EM167205	DV007003	DV162003	DV003001
PIC16C710, 711	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167027/ EM167105		DV007003	DV162003	DV003001
PIC16C72	SW007002	SW006005	SW006006	1	EM167025/ EM167103		DV007003	DV162002	DV003001
PIC16F83	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107		DV007003	DV162003	DV003001
PIC16C84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	EM167206	DV007003	DV162003	DV003001
PIC16F84	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167029/ EM167107	1	DV007003	DV162003	DV003001
PIC16C923, 924*	SW007002	SW006005	SW006006	DV005001/ DV005002	EM167031/ EM167111	1	DV007003	Ι	DV003001
PIC17C42, 42A, 43, 44	SW007002	SW006005	SW006006	DV005001/ DV005002	EM177007/ EM177107	1	DV007003	I	DV003001
*Contact Microchip Technology for availability date **MPLAB Integrated Development Environment include MPASM Assembler	chnology for avai velopment Envirc	lability date onment include	s MPLAB-SIM Simulator and		***All PICMASTER and PICMA PRO MATE II programmer ****PRO MATE socket modules a ordering guide for specific o	and PICMAST rogrammer et modules are or specific orde	II PICMASTER and PICMASTER-CE ordering pa PRO MATE II programmer RO MATE socket modules are ordered separately ordering guide for specific ordering part numbers	***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer ****PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers	slude ystems
Product	TRUEGAUG	TRUEGAUGE® Developm	ent Kit	SEEVAL® Designers Kit	Hopping Code Security Programmer Kit	Security Prog	-	Hopping Code Security Eval/Demo Kit	ity Eval/Demo Kit
All 2 wire and 3 wire Serial EEPROM's		N/A		DV243001		N/A		N/A	
MTA11200B		DV114001		N/A		N/A		N/A	
HCS200, 300, 301 *		N/A		N/A		PG306001		DM303001	001

DEVELOPMENT TOOLS FROM MICROCHIP

TABLE 9-1:

PIC12C5XX

10.0 ELECTRICAL CHARACTERISTICS - PIC12C5XX

Absolute Maximum Ratings†

Ambient Temperature under bias	–40°C to +85°C
Storage Temperature	–65°C to +150°C
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss ⁽²⁾	
Voltage on all other pins with respect to Vss	-0.6 V to (VDP + 0.6 V)
Total Power Dissipation ⁽¹⁾	
Max. Current out of Vss pin	
Max. Current into Vod pin	150 mA
Max. Current into VDD pin (Vclamp active)	100 mA
Input Clamp Current, IIK (VI < 0 or VI > VDD) Output Clamp Current, IOK (VO < 0 or VO > VDD) Max. Output Current sunk by any I/O pin Max. Output Current sourced by any I/O pin	
Output Clamp Current, IOK (VO < 0 or VO > VDD)	, ±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	25 mA
Max. Output Current sourced by I/O port (PORTA) Max. Output Current sourced by I/O port with VDD clamp active(PORTA)	100 mA
Max. Output Current sourced by I/O port with VDD clamp active(PORTA)	50 mA
Max. Output Current sunk by I/O port (PORTA)	100 mA
Note 1: Power Dissipation is calculated as follows: PDIS = $\sqrt{DD} \times \{DD > \Sigma \text{ IOH}\} + \Sigma \{(VDD-VOH)\}$	H) x IOH} + Σ (Vol x IOL)
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA ma a series resistor of 50 to 100W should be used when applying a low level to the MCLR	

this pin directly to Vss.

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

10.1 DC CHARACTERISTICS:

PIC12508/509 (Commercial) PIC12508/509 (Industrial)

DC Characteristics Power Supply Pins			ard Oper ting Temp	-	0°0	s (unless otherwise specified) $C \le TA \le +70^{\circ}C$ (commercial) $C \le TA \le +85^{\circ}C$ (industrial)
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage	Vdd	2.5		5.5	V	Fosc = DC to 4 MHz
RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode
VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details
VDD Rise Rate to ensure Power-on Reset	Svdd	0.05*			V/ms	See section on Power-on Reset for details
Supply Current ⁽³⁾	Idd	—	1.8	2.4	mA	XT and EXTRC options (Note 4)
		_	1.8	2.4	mA	Fosc = 4 MHz, VDD = 5.5 V INTRC Option Fosc = 4 MHz, VDD = 5.5 V
		-	15	27	μA	LP OPTION, Commercial Temperature Fosc = 32 kHz, VDD = 3.0 V, WDT disabled
		_	19 <	35	μΑ	LP OPTION, Industrial Temperature Fosc = 32 kHz, VDD = 3.0 V, WDT disabled
Power-Down Current ⁽⁵⁾	IPD		$\langle \rangle$			
WDT Enabled			4	12	μΑ	VDD = 3.0 V, Commercial
WDT Dischlad		1/2~	5 V 0.25	14 4	μΑ μΑ	VDD = 3.0 V, Industrial VDD = 3.0 V, Commercial
WDT Disabled	,	\mathbb{N}	0.25	4 5	μΑ μΑ	VDD = 3.0 V, Commercial VDD = 3.0 V, Industrial

* These parameters are characterized ______not tested.

Note 1: Data in the Typical ("Typ') column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which Vop can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

QSC = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 \sqrt{ss} , \sqrt{TQCKI} = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.

 \sqrt{b} For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.

Does not include current through Rext. The current through the resistor can be estimated by the tormula: IR = VDD/2Rext (mA) with Rext in kOhm.

The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

10.2 DC CHARACTERISTICS:

PIC12508/509 (Commercial) PIC12508/509 (Industrial)

DC Characteristics All Pins Except Power Supply Pins		Operating Te	emperati	ure 0°C –40°C	≤ Ta ≤ + ≤ Ta ≤ +	otherwise specified) 70°C (commercial) 85°C (industrial) n Section 10.1
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage	VIL					
I/O ports		Vss		0.2 Vdd	V	Rin at hi-impedance
MCLR		Vss		0.15 Vdd	V	
OSC1		Vss		0.15 Vdd	V	EXTRC option only ⁽⁴⁾
OSC1		Vss		0.3 Vdd	Ń N	Xt and LP options
Input High Voltage					$\langle \mathcal{N} \rangle$	\bigtriangledown
I/O ports	Vін	2.0		Vdd 🦯	VV .	4.0 V< VDD \leq 5.5 V ⁽⁵⁾
		0.2VDD+1V		V dd	\downarrow v $>$	Full VDD range ⁽⁵⁾
MCLR (Schmitt Trigger)		0.85 Vdd		VDD	$\neg \checkmark$	_
OSC1 (Schmitt Trigger)		0.85 VDD		VP	> v	EXTRC option only ⁽⁴⁾
		0.7 Vdd			ν v	XT and LP options
Input Leakage Current ^(2,3)	lı∟		$ \land $			For VDD \leq 5.5 V
I/O ports		-1	0,5	∕> +1	μA	$VSS \leq VPIN \leq VDD,$
-			\land	\langle		Pin at hi-impedance
MCLR		20 _	1,30	> 250	μA	$VPIN = VSS + 0.25 V^{(2)}$
			$\overline{0.5}$	+5	μA	VPIN = VDD
OSC1		-3\`	0,5	+3	μA	$VSS \leq VPIN \leq VDD$,
			\mathbb{N}			XT and LP options
Output Low Voltage I/O ports	Vol<	$\langle \rangle \rangle$	\checkmark	0.6	V	IOL = 8.7 mA, VDD = 4.5 V
Output High Voltage ^(3,4)	\square	$\bigwedge \checkmark / \frown$				
I/O ports	(Уон				V	IOH = -5.4 mA, VDD = 4.5 V

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.


3: Negative current is defined as coming out of the pin.

4: For PIC12C5XX devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIG12C5XX be driven with external clock in RC mode.

5. The user may use the better of the two specifications.

10.3 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:



10.4 **Timing Diagrams and Specifications**




TABLE 10-1:	EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12C5XX

AC Chara	cteristics		<i>T</i> A≤+ TA≤+	-70°€ }co -85°C (in	ommercia dustrial)	al),	
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	Fosc	External CLKIN Frequency	DC		4	MHz	EXTRC osc mode
			DC	_	4	MHz	XT osc mode
		$ \qquad \qquad$	DC	_	200	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾	DC		4	MHz	EXTRC osc mode
			0.1	_	4	MHz	XT osc mode
			DC	—	200	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽²⁾	250	_	—	ns	EXTRC osc mode
			250	_	—	ns	XT osc mode
			5	—	—	ms	LP osc mode
		Oscillator Period ⁽²⁾	250	_	—	ns	EXTRC osc mode
			250	_	10,000	ns	XT osc mode
2	$\square \land \lor$		5	—	—	ms	LP osc mode
2	Tcy	Instruction Cycle Time ⁽³⁾	_	4/Fosc	—		
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	_	—	ns	XT oscillator
	Y		2*	—	_	ms	LP oscillator
$\sqrt{4}$	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_	—	25*	ns	XT oscillator
\bigvee			—	—	50*	ns	LP oscillator

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
- When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices. 3: Instruction cycle period (TcY) equals four times the input oscillator time base period.

FIGURE 10-3: I/O TIMING - PIC12C5XX




TABLE 10-2:	TIMING REQUIREMENTS - PIC12C5XX	>

AC Charao	cteristics		+70°C (comme +85°C (industri	rcial) al))	
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units
17	TosH2ioV	OSC17 1 cycle) to Port out valid ⁽³⁾	_	—	100*	ns
18	TosH2iol	OSC1↑ (Q2 cycle) to Port input invalid I/Q in hold time)	TBD	—	_	ns
19	TioV2osPL T	Port input valid to OSC1↑ (KO in setup time)	TBD	—	_	ns
20	TipR	Port output rise time ⁽³⁾	—	10	25**	ns
21	TIOF	Port output fall time ⁽³⁾	—	10	25**	ns

These parameters are characterized but not tested. *

** These parameters are design targets and are not tested. No characterization data available at this time. Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design

guidance only and are not tested. Measurements are taken in EXTRC mode. ∖2∻

See Figure 10-1 for loading conditions.




FIGURE 10-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC12C5XX

TABLE 10-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C5XX


AC Charact	teristics	Standard Operating Conditions (u Operating Temperature $0^{\circ}C \le -40^{\circ}C \le 0$ Operating Voltage VDD range is des	Ta ≤ +7 Ta ≤ +8	′0°C (co 35°C (in	mmerci dustrial)	al)	
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000*	_	_	ns	VDD = 5 V
31	Txvdt	Watchdog Timer Time-out Period	9*	18*	30*	ms	VDD = 5 V (Commercial)
32	TORT	Device Reset Timer Period ⁽²⁾	9*	18*	30*	ms	VDD = 5 V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low		_	100*	ns	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

2: DRT runs only on power-up and in normal execution in EXTRC and INTRC modes, and never runs in test modes. (i.e. does not run on wake-up from sleep)

FIGURE 10-5: TIMER0 CLOCK TIMINGS - PIC12C5XX





AC	Charae	cteristics	Standard Operatin Operating Tempera Operating Voltage \	ture 0°C ≤ -40°C ≤	≦Ta≤+ ≤Ta≤+	/2°0₹ }85°€	(comme (industr	ercial) ial)
Parameter No.	Sym	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse V	Vidth - No Prescaler	0.5 Tcr + 20*	$\overline{\Sigma}$	—	ns	
			- With Prescaler	(10*))	<u> </u>	—	ns	
41	Tt0L	T0CKI Low Pulse V	/idth - No Prescaler	9.5 Tox + 20*	_	—	ns	
			- With Prescaler	10*	_	—	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> *	_	_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)


* These parameters are characterized but not tested. Note 1: Data in the Typical ("Typ") column is ar 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 10-5: MCLR PULL-UP PESISTOR RANGES

VDD (Volts)	Temperature (°C)	∫) Min	Тур	Мах	Units
2.5	-40	43*	66	100*	kΩ
2.5	25	47*	74	111*	kΩ
2.5	85	50*	79	119*	kΩ
5.5 🔿		25	36	48	kΩ
5.5	∖ ∖ ⟨ 25	30*	42	56*	kΩ
5.5	A \	32	46	63	kΩ

These parameters are characterized but not tested.

FIGURE 10-6: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. TEMPERATURE (VDD = 5.5V)








FIGURE 10-8: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. VDD AT TEMPERATURE = -40°C




FIGURE 10-9: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. VDD AT TEMPERATURE = 25°C





FIGURE 10-10: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. VDD AT TEMPERATURE = 85°C



NOTES:


11.0 PACKAGING INFORMATION

11.1 Package Marking Information

8-Lead PDIP (300 mil) Example
TO BE DETERMINED
8-Lead SOIC (200 mil) Example
TO BE DETERMINED


Legend: MMM	Microchip part number information
XXX	Customer specific information*
AA	Year code (last 2 digits of calendar year)
BB	Week code (week of January 1 is week '01')
C	Facility code of the plant at which wafer is manufactured
	C = Chandler, Arizona, U.S.A.,
	S = Tempe, Arizona, U.S.A.
D	Mask revision number
E	Assembly code of the plant or country of origin in which
	part was assembled
Note: In the ever	nt the full Microchip part number cannot be marked on one line,
it will be ca	arried over to the next line thus limiting the number of available
characters	for customer specific information.
code, facility of beyond this, c	P marking consists of Microchip part number, year code, week code, mask rev#, and assembly code. For OTP marking ertain price adders apply. Please check with your Microchip For QTP devices, any special marking adders are included in

11.2 8-Lead Plastic Dual In-line (300 mil)



		Package Gro	up: Plastic Dual	In-Line (PLA)		
		Millimeters			Inches	
Symbol	Min	Мах	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
А	_	4.064		_	0.160	
A1	0.381	_		0.015	_	
A2	3.048	3.810		0.120	0.150	
В	0.355	0.559		0.014	0.022	
B1	1.397	1.651		0.055	0.065	
С	0.203	0.381	Typical	0.008	0.015	Typical
D	9.017	10.922		0.355	0.430	
D1	7.620	7.620	Reference	0.300	0.300	Reference
E	7.620	8.255		0.300	0.325	
E1	6.096	7.112		0.240	0.280	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	7.620	7.620	Reference	0.300	0.300	Reference
eB	7.874	9.906		0.310	0.390	
L	3.048	3.556		0.120	0.140	
Ν	8	8		8	8	
S	0.889	_		0.035	_	
S1	0.254	_		0.010	_	

11.3 8-Lead Plastic Surface Mount (SOIC - Medium, 200 mil Body)



		Package	Group: Plastic	SOIC (SM)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Мах	Notes
α	0°	8°		0°	8°	
А	1.778	2.00		0.070	0.079	
A1	0.101	0.249		0.004	0.010	
В	0.355	0.483		0.014	0.019	
С	0.190	0.249		0.007	0.010	
D	5.080	5.334		0.200	0.210	
E	5.156	5.411		0.203	0.213	
е	1.270	1.270	Reference	0.050	0.050	Reference
H*	7.670	8.103		0.302	0.319	
h	0.381	0.762		0.015	0.030	
L	0.508	1.016		0.020	0.040	
Ν	14	14		14	14	
CP	_	0.102		_	0.004	

© 1996 Microchip Technology Inc.

NOTES:

APPENDIX A:PIC16/17 MICROCONTROLLERS

TABLE A-1: PIC14XXX DEVICES





TABLE A-2: PIC16C5X FAMILY OF DEVICES



		MARTIN H. H. CON CONSTITUTION COOK	Sile and the All	Clock Cl	lock Memory	Memory Source (S) Contopatatoris		ry Peripherals Peripherals Peripherals Peripherals Peripherals Peripherals Peripherals	Peripherals		Is Features Louis Particles Features
PIC16C554	20	512	80	TMR0	Ι	Ι	е	13	2.5-6.0	Ι	18-pin DIP, SOIC; 20-pin SSOP
PIC16C556	20	ź	80	TMR0	Ι	I	e	13	2.5-6.0	Ι	18-pin DIP, SOIC; 20-pin SSOP
PIC16C558	20	2K	128	TMR0	Ι	I	e	13	2.5-6.0	1	18-pin DIP, SOIC; 20-pin SSOP
PIC16C620	20	512	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C621	20	ź	80	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C622	20	2K	128	TMR0	2	Yes	4	13	2.5-6.0	Yes	18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17 Fan current capability All PIC16C6XXX	/17 Far pability C6XXX	nily devic /. : Family c	ces have devices	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable coc current capability. All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7	n Reset prograr	, select nming v	able V with cl	Vatchd ock pir	og Timer, ι RB6 and	select: data p	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7.

TABLE A-3: PIC16CXXX FAMILY OF DEVICES


PIC16C6X FAMILY OF DEVICES TABLE A-4:

					2	Memory	ry		Δ.	Peripherals	srals			Features
			Tolle		Louge Colores (Colores) (C		Contraction of the service of the se	AND STOL	THOMAS STILLS	TAN TO	ې ا		(Ston)	Salimin Sport Kr.
		VI HALL	No Con	40,	N 18UII	Ino.	adunte Cott	SHOP I	To lalle	S. OII	6 4	2 CHONA CONTRACTION	S INOINS	Safety et al
PIC16C62	20	2K	Ι	128	TMR0, TMR1, TMR2	~	SPI/I ² C	Ι	7	22	2.5-6.0	Yes	Ι	28-pin SDIP, SOIC, SSOP
PIC16C62A ⁽¹⁾	20	2K	I	128	TMR0, TMR1, TMR2	~	SPI/I ² C	I	7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 ⁽¹⁾	20		2K	128	TMR0, TMR1, TMR2	~	SPI/I ² C		7	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63	20	4K		192	TMR0, TMR1, TMR2	2 8	SPI/I ² C, USART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16CR63 ⁽¹⁾	20		4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	I	10	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K		128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	8	33	2.5-6.0	Yes		40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A ⁽¹⁾	20	2K		128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 ⁽¹⁾	20		2K	128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	8	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16C65	20	4K	I	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	11	33	2.5-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A ⁽¹⁾	20	4K		192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR65 ⁽¹⁾	20		4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	11	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All Plo All Plo	C16/17 C16C6	family X fami	/ devic ly devi	es havi	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable o All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7	et, s(minç	electable) with clo	Watch ck pin	dog Ti RB6 a	mer, s nd dat	electable ta pin RB7	code p	rotect,	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability. All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local sales office for availability of these devices.

				Clock		Memory			Peri	^{>} eripherals	s	F		Features
			-0 75L 87L		(~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	CARLES CONTRACTOR	THE S		Frank Hora		Allico Jones Allices A		SHON	Calify is a constraint of the second
	No.	** Unus	to MOLAS	Conversion 1000 - 1000 - 1000	700, V	BUNIECO!	102	es el	One File	o', OII	Pire and the service of the service	the as		Saland Contrology
PIC16C710	20	512	36	TMRO				4	4	13	2.5-6.0	Yes	Yes	Yes 18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	۲ ۲	36	TMR0				4	4	13	2.5-6.0	Yes	I	18-pin DIP, SOIC
PIC16C711	20	ź	68	TMRO			I	4	4	13	2.5-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72	20	2K	128	TMR0, TMR1, TMR2	-	SPI/I ² C	I	ъ	80	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	I	ъ	1	22	2.5-6.0	Yes	I	28-pin SDIP, SOIC
PIC16C73A ⁽¹⁾	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	I	ъ	1	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	ω	12	33	2.5-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A ⁽¹⁾	20	4K	192	TMR0, TMR1, TMR2	3	SPI/I ² C, USART	Yes	8	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All PIC16/ capability.	C16/17 oility.	^r Fami	ly devic	ces have Power	uo-	Reset, se	lectabl	le Watc	bopus	Timer,	selectable	e code	protect	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.
All Pl Note 1: Pleas	C16C7 e cont	'X Farr act you	nily dev ur local	All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices.	proç ava	gramming ilability of	with cl these	lock pir device	s.	and d	ata pin RB	2.		

TABLE A-6: PIC16C8X FAMILY OF DEVICES



					Clock	Memory			Peripherals	erals				L		Features	
				CALL IN TOTAL	THE	T		1100	(LANG	\backslash	Sland	$\left \right\rangle$		\square	\backslash	Oute	Ĺ
		·	10 50		Salver Service	``	1019		Contraction of the optimication		0	50		\backslash	SHON	Solo Solo	
		1º4	Alanda alt			y all	E OILO		PINON A		so to source	SIN S	j`∕	of a particle in Selico	5	, the	
	.en	THE THE REAL	040		LIFE L	CS'	eig,	alate A	So ic		NUL IN		Y, \	N. N.	Silon Br	and a char	
PIC16C923	8	4K	176	TMR0, TMR1,	TMR0, TMR1, TMR2	1 SPI/I ² C	 ပ	Ι	4 Com 32 Seg	80	25	27	3.0-6.0	Yes	Ι	64-pin SDIP ⁽¹⁾ , TQFP, 68-pin PLCC, DIE	
PIC16C924	8	4K	176	TMR0, TMR1,	TMR0, TMR1, TMR2	1 SPI/I ² C	 ပ	2	4 Com 32 Seg	ი	25	27	3.0-6.0	Yes	1	64-pin SDIP ⁽¹⁾ , TQFP, 68-pin PLCC, DIE	
All PIC16/17 Family der All PIC16CXX Family d Note 1: Please contact your loc	All PIC16/17 Family de All PIC16CXX Family d Please contact your loc	' Fami (X Fan act you	ily devi nily de ur local	ces have vices use I Microch	e Power- e serial p iip repre	vices have Power-on Reset, selectable Watchdog Timer, selectable levices use serial programming with clock pin RB6 and data pin RB7 al Microchip representative for availability of this package.	, selecta iing with for avail	lble Wat clock pi lability o	chdog Tir in RB6 ar if this pac	ner, se id data kage.	lectabl pin RI	e code 37.	e protect	and hig	0 0/I u	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local Microchip representative for availability of this package.	

TABLE A-7: PIC16C9XX FAMILY OF DEVICES

TABLE A-8: PIC17CXX FAMILY OF DEVICES

					Clock	Memory	ory	Pe	Peripherals	lls				Features
				Colletado	Server Scours Course	(So)								2
		** tunut	Tousnes Mode	-01-0 10-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0	S GITOON SO	^(S) SID	18	ANN SEND	Foundation States	Stanue and Stanue	Stanil Stanil	1°8, 1°4,	Solue a	580 EX 100120115011 10 18010 (\$1107) 860183 866
	N.	to	33	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~					\$ 5 K		0/	$\boldsymbol{\mathcal{N}}$	N.V.	400
PIC17C42	25	2K	Ι	232	TMR0,TMR1, TMR2,TMR3	2 2	Yes		Yes	11	33	4.5-5.5	55	40-pin DIP; 44-pin PLCC, MQFP
PIC17C42A	25	2K	1	232	TMR0,TMR1, TMR2,TMR3	5	Yes	Yes	Yes	5	33	2.5-5.5	58	40-pin DIP; 44-pin PLCC, MQFP
PIC17CR42	25	1	2K	232	TMR0,TMR1, TMR2,TMR3	5	Yes	Yes	Yes	5	33	2.5-5.5	58	40-pin DIP; 44-pin PLCC, MQFP
PIC17C43	25	4 K	Ι	454	TMR0,TMR1, TMR2,TMR3	3,2	Yes	Yes	Yes	11	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17CR43	25	Ι	4 4	454	TMR0,TMR1, TMR2,TMR3	3,2	Yes	Yes	Yes	11	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
PIC17C44	25	Ж Ж		454	TMR0,TMR1, TMR2,TMR3	N	2 Yes	Yes	Yes	11	33	2.5-6.0	58	40-pin DIP; 44-pin PLCC, TQFP, MQFP
AIIF	All PIC16/1	7 Fan	nily de	evices h	lave Power-on	Reset,	selectable	Watch	dog Tin	ner, se	electat	ole code pr	otect	7 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

PIN COMPATIBILITY

Devices that have the same package type and VDD, Vss and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE A-9: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC12C508, PIC12C509	8-pin
PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16C83, PIC16CR83, PIC16C84, PIC16C84A, PIC16CR84	18-pin (20-pin)
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28-pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40-pin
PIC17C42, PIC17C43, PIC17C44	40-pin

PIC12C5XX

NOTES:

PIC12C5XX

INDEX

Α	
ALU	7
Applications	3
Architectural Overview	
Assembler	
B	
-	
Block Diagram	~~
On-Chip Reset Circuit	
Timer0	
TMR0/WDT Prescaler	
Watchdog Timer	
Brown-Out Protection Circuit	34
C	
C Compiler (MP-C)	51
Carry	
Clocking Scheme	
Code Protection	
Configuration Bits	
Configuration Word	20
PIC16C54A/CR57A/C58A	25
_	25
D	
Development Support	
Development Tools	
Device Varieties	5
Digit Carry	7
F	
Family of Devices	
PIC14XXX	60
PIC16C5X	-
PIC16C62X	
PIC16C7X	73
PIC16C8X	74
PIC16C8X	74
Features	74 1 17
Features	74 1 17
Features	74 1 17
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49, I	74 1 17 , 51
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 1 17 , 51
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 1 17 , 51 19 19
FeaturesFSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 1 17 , 51 19 19 20
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 1 17 , 51 19 19 20 , 35
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 1 17 , 51 19 19 20 , 35 17
FeaturesFSR FVI Stream (fuzzyTECH®-MP)	74 1 17 , 51 19 19 20 , 35 17 17
FeaturesFSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 1 17 , 51 19 19 20 , 35 17 17 10
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25 INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining	74 1 17 ,51 19 20 ,35 17 17 10 10
FeaturesFSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 1 17 ,51 19 20 ,35 17 17 10 10
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25 INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining	74 1 17 ,51 19 20 ,35 17 17 10 10
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF 25. Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L L	74 17 51 19 20 35 17 10 38
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP)	74 17 51 19 20 35 17 10 38
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M	74 1 17 , 51 19 20 , 35 17 10 10 38 16
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49 I I/O Interfacing I/O Interfacing I/O Ports I/O Ports I/O Programming Considerations ID Locations 25 INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Instruction	74 1 17 , 51 19 20 , 35 17 10 38 16 11
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF 1 Indirect Data Addressing 1 Instruction Cycle 1 Instruction Flow/Pipelining 1 Instruction Set Summary L Loading of PC M Memory Organization Data Memory	74 1 17 , 51 19 20 , 35 17 10 38 16 11 12
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF 25. Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory	74 1 17 ,51 19 20 ,35 17 10 10 38 16 11 12 11
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF 1 Indirect Data Addressing 1 Instruction Cycle 1 Instruction Flow/Pipelining 1 Instruction Set Summary 1 L Loading of PC Data Memory 1 Program Memory 49.	74 1 17 51 19 20 ,35 17 10 38 16 11 12 11 ,50
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory 49. MPASM Assembler 49.	74 17 51 19 20 35 17 10 20 35 17 10 10 38 16 11 12 11 50 51
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF 1 Indirect Data Addressing 1 Instruction Cycle 1 Instruction Flow/Pipelining 1 Instruction Set Summary 1 L Loading of PC Data Memory 1 Program Memory 49.	74 17 51 19 20 35 17 10 20 35 17 10 10 38 16 11 12 11 50 51
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory 49. MPASM Assembler 49.	74 17 51 19 20 35 17 10 20 35 17 10 10 38 16 11 12 11 50 51
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF 1 Indirect Data Addressing 1 Instruction Cycle 1 Instruction Flow/Pipelining 1 Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory 49. MP-C C Compiler 49. MPSIM Software Simulator 49.	74 1 17 51 19 20 35 17 10 10 38 16 11 12 11 50 51 , 51
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory Program Memory MP-C C Compiler 49. MPSIM Software Simulator 49. O One-Time-Programmable (OTP) Devices	74 1 17 51 19 19 20 35 17 10 10 38 16 11 12 11 50 51 5
Features FSR Fuzzy Logic Dev. System (fuzzyTECH®-MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25. INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory 49. MP-C C Compiler 49. MPSIM Software Simulator 49. O One-Time-Programmable (OTP) Devices OPTION Register 0	74 1 17 51 19 20 35 17 10 10 38 16 5 15 5
Features FSR Fuzzy Logic Dev. System (fuzzyTECH®-MP) 49. I I/O Interfacing I/O Ports I/O Programming Considerations ID Locations 25 INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory 49. MP-C C Compiler 49. MPSIM Software Simulator 49. O O One-Time-Programmable (OTP) Devices OC	74 1 17 51 19 20 35 17 17 10 38 16 11 20 35 17 17 10 38 16 5 15 25
Features FSR Fuzzy Logic Dev. System (fuzzyTECH®-MP) 49. I I/O Interfacing I/O Ports I/O Ports I/O Programming Considerations 25 ID Locations 25 INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory Program Memory MP-C C Compiler 49. MPSIM Software Simulator 49. O One-Time-Programmable (OTP) Devices OPTION Register OSC Selection Oscillator Configurations Second Configurations	74 1 17 51 19 20 35 17 17 10 38 16 11 20 35 17 17 10 38 16 5 15 25
Features FSR Fuzzy Logic Dev. System (<i>fuzzy</i> TECH [®] -MP) 49. I I/O Interfacing I/O Ports I/O Ports I/O Programming Considerations 25 ID Locations 25 INDF Indirect Data Addressing Instruction Cycle Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory MPASM Assembler 49. MP-C C Compiler 49. O One-Time-Programmable (OTP) Devices OPTION Register OSC Selection Oscillator Configurations Oscillator Configurations	74 1 17 51 19 20 35 17 10 10 38 16 11 25 51 5 15 25 26
Features FSR Fuzzy Logic Dev. System (fuzzyTECH®-MP) 49. I I/O Interfacing I/O Ports I/O Ports I/O Programming Considerations 25 ID Locations 25 INDF Indirect Data Addressing Instruction Cycle Instruction Flow/Pipelining Instruction Set Summary L Loading of PC M Memory Organization Data Memory Program Memory Program Memory MP-C C Compiler 49. MPSIM Software Simulator 49. O One-Time-Programmable (OTP) Devices OPTION Register OSC Selection Oscillator Configurations Second Configurations	74 1 17 51 19 20 35 17 17 10 38 16 11 25 51 5 15 25 26 26

RC	
Ρ	20
- Package Marking Information	65
Packaging Information	65
PC	
PICDEM-1 Low-Cost PIC16/17 Demo Board 49,	
PICDEM-2 Low-Cost PIC16CXX Demo Board	
PICDEM-3 Low-Cost PIC16C9XXX Demo Board	
PICMASTER™ RT In-Circuit Emulator PICSTART™ Low-Cost Development System	
Pin Compatible Devices	
POR	
Device Reset Timer (DRT) 25,	32
PD	
Power-On Reset (POR)	25
<u>TO</u>	
PORTA	
Power-Down Mode	
PRO MATE™ Universal Programmer Program Counter	
Q	10
Q cycles	10
R	10
RC Oscillator	27
Read Modify Write	
Register File Map	20
PIC16C54A/CR54A/CR54B/CR56	12
PIC16C58A/CR58A/CR58B	
Registers	
Special Function	
Reset	
Reset on Brown-Out	34
S	
SLEEP	
Software Simulator (MPSIM)	
Special Features of the CPU Special Function Registers	
Special Function Registers	
STATUS	
STATUS Register	
Т	
Timer0	
Switching Prescaler Assignment	24
Timer0	
Timer0 (TMR0) Module	
TMR0 with External Clock	
Timing Diagrams and Specifications	
Timing Parameter Symbology and Load Conditions TRIS Registers	
W	19
₩ Wake-up from SLEEP	25
Wake-up from SLEEP	
Period	
Programming Considerations	
Z	
Zero bit	7

© 1996 Microchip Technology Inc.

PIC12C5XX

LIST OF EXAMPLES

	Instruction Pipeline Flow
	How To Clear RAM Using Indirect
	Addressing 17
Example 5-1:	Read-Modify-Write Instructions on an
	I/O Port 20
	Changing Prescaler (Timer0 \rightarrow WDT) 24 Changing Prescaler (WDT \rightarrow Timer0) 24

LIST OF FIGURES

Figure 3-1:	PIC12C5XX Block Diagram	8
Figure 3-2:	Clock/Instruction Cycle 1	10
Figure 4-1:	Program Memory Map and Stack for the	
	PIC12C5XX 1	11
Figure 4-2:	PIC12C508 Register File Map 1	12
Figure 4-3:	PIC12C509 Register File Map 1	
Figure 4-4:	STATUS Register (Address:03h) 1	
Figure 4-5:	OPTION Register 1	
Figure 4-6:	Loading of PC Branch Instructions -	
0	PIC12C508/C5091	16
Figure 4-7:	Direct/Indirect Addressing 1	
Figure 5-1:	Equivalent Circuit for a Single I/O Pin 1	
Figure 5-2:	Successive I/O Operation 2	
Figure 6-1:	Timer0 Block Diagram	
Figure 6-2:	Timer0 Timing: Internal Clock/	
ga. e e	No Prescale	22
Figure 6-3:	Timer0 Timing: Internal Clock/	
. iguie e ei	Prescale 1:2	22
Figure 6-4:	Timer0 Timing With External Clock	
Figure 6-5:	Block Diagram of the Timer0/	_0
rigulo o o.	WDT Prescaler	24
Figure 7-1:	Configuration Word for PIC12C508 or	
riguie /-1.	PIC12C509	25
Figure 7-2:	Crystal Operation (or Ceramic Resonator)	_0
rigule 7-2.	(XT or LP OSC Configuration)	26
Figure 7-3:	External Clock Input Operation	20
Figure 7-5.	(XT or LP OSC Configuration)	26
Figure 7 4:	External Parallel Resonant Crystal	20
Figure 7-4:	Oscillator Circuit	77
Figure 7 Fr		21
Figure 7-5:	External Series Resonant Crystal	7
Figure 7 C	Oscillator Circuit	
Figure 7-6:	RC Oscillator Mode	
Figure 7-7:	MCLR Select	29
Figure 7-8:	Simplified Block Diagram of	~
F '	On-Chip Reset Circuit	30
Figure 7-9:	Time-Out Sequence on Power-Up	
E '	(MCLR Pulled Low)	31
Figure 7-10:	Time-Out Sequence on Power-Up	
	(MCLR Tied to Vdd): Fast Vdd Rise Time . 3	31
Figure 7-11:	Time-Out Sequence on Power-Up	
		31
Figure 7-12:	Watchdog Timer Block Diagram	33
Figure 7-13:	Watchdog Timer Block Diagram	33 34
Figure 7-13: Figure 7-14:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3	33 34
Figure 7-13:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3	33 34 34
Figure 7-13: Figure 7-14: Figure 7-15:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3	33 34 34 34
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3 General Format for Instructions 3	33 34 34 36 37
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1: Figure 10-1:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3 General Format for Instructions 3 Load Conditions - PIC12C5XX 5	33 34 34 36 37 56
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1: Figure 10-1: Figure 10-2:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3 General Format for Instructions 3 Load Conditions - PIC12C5XX 5 External Clock Timing - PIC12C5XX 5	33 34 34 36 37 56
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1: Figure 10-1: Figure 10-2: Figure 10-3:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3 General Format for Instructions 3 Load Conditions - PIC12C5XX 5 External Clock Timing - PIC12C5XX 5 I/O Timing - PIC12C5XX 5	33 34 34 36 37 56
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1: Figure 10-1: Figure 10-2:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3 General Format for Instructions 3 Load Conditions - PIC12C5XX 5 External Clock Timing - PIC12C5XX 5 I/O Timing - PIC12C5XX 5 Reset, Watchdog Timer, and Device 5	 33 34 34 36 37 56 57 58
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1: Figure 10-1: Figure 10-2: Figure 10-3: Figure 10-4:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3 General Format for Instructions 3 Load Conditions - PIC12C5XX 5 External Clock Timing - PIC12C5XX 5 I/O Timing - PIC12C5XX 5 Reset, Watchdog Timer, and Device 7 Reset Timer Timing - PIC12C5XX 5	 33 34 34 36 37 56 57 58 59
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1: Figure 10-1: Figure 10-2: Figure 10-3:	Watchdog Timer Block Diagram3Brown-Out Protection Circuit 13Brown-Out Protection Circuit 23Typical In-Circuit Serial Programming3Connection3General Format for Instructions3Load Conditions - PIC12C5XX5External Clock Timing - PIC12C5XX5I/O Timing - PIC12C5XX5Reset, Watchdog Timer, and DeviceReset Timer Timing - PIC12C5XX5Timer0 Clock Timings - PIC12C5XX5	 33 34 34 36 37 56 57 58 59
Figure 7-13: Figure 7-14: Figure 7-15: Figure 8-1: Figure 10-1: Figure 10-2: Figure 10-3: Figure 10-4:	Watchdog Timer Block Diagram 3 Brown-Out Protection Circuit 1 3 Brown-Out Protection Circuit 2 3 Typical In-Circuit Serial Programming 3 Connection 3 General Format for Instructions 3 Load Conditions - PIC12C5XX 5 External Clock Timing - PIC12C5XX 5 I/O Timing - PIC12C5XX 5 Reset, Watchdog Timer, and Device 7 Reset Timer Timing - PIC12C5XX 5	 33 34 34 36 37 56 57 58 59 50

Figure 10-7:	Calibrated Internal RC Frequency Range vs. Temperature (VDD = 2.5V)
Figure 10-8:	Calibrated Internal RC Frequency Range
0	vs. VDD at Temperature = -40°C 62
Figure 10-9:	Calibrated Internal RC Frequency Range
	vs. VDD at Temperature = 25°C 62
Figure 10-10:	Calibrated Internal RC Frequency Range
	vs. VDD at Temperature = 85°C 63

LIST OF TABLES

Table 1-1:	PIC12C5XX Family of Devices	Δ
Table 3-1:	PIC12C5XX Pinout Description	
Table 4-1:	Special Function Register Summary	. 0
Table 5-1:	Summary of Port Registers	19
Table 6-1:	Registers Associated With Timer0	
Table 7-1:	Capacitor Selection For Ceramic	~~
	Resonators - PIC12C5XX	26
Table 7-2:	Capacitor Selection For Crystal	20
	Oscillator - PIC12C5XX	26
Table 7-3:	Reset Conditions For Registers	28
Table 7-4:	Reset Conditions For Special Registers	20
Table 7-4.		29
Table 7-5.	Summary of Registers Associated with	22
	the Watchdog Timer	
Table 7-6:	TO/PD/GPWUF Status After Reset	34
Table 7-7:	Events Affecting TO/PD Status Bits	34
Table 8-1:	OPCODE Field Descriptions	37
Table 8-2:	Instruction Set Summary	38
Table 9-1:	Development Tools From Microchip	52
Table 10-1:	External Clock Timing Requirements -	
	PIC12C5XX	57
Table 10-2:	Timing Requirements - PIC12C5XX	58
Table 10-3:	Reset, Watchdog Timer, and Device	
	Reset Timer - PIC12C5XX	59
Table 10-4:	Timer0 Clock Requirements -	
	PIC12C5XX	60
Table 10-5:	MCLR Pull-up Resistor Ranges	

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER, and are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB, PRO MATE, and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

*fuzzy*TECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Man	ager Total Pages Sent	
RE:	Reader Response		
Fror	n: Name		
	Company		
	Address		
		FAX: ()	
	lication (optional):		
Wou	uld you like a reply?Y	1	
Dev	ice: PIC12C5XX	Literature Number: DS40139A	
Que	estions:		
1.	What are the best features of the	is document?	
2.	How does this document meet	your hardware and software development needs?	
3.	Do you find the organization of	this data sheet easy to follow? If not, why?	
0.	bo you find the organization of		
4.	What additions to the data she	t do you think would enhance the structure and subject?	
5.	What deletions from the data s	neet could be made without affecting the overall usefulness?	
6	Is there any incorrect or mislea	ding information (what and where)?	
0.			
7.	How would you improve this do	cument?	
8.	How would you improve our so	tware, systems, and silicon products?	

PIC12C5XX PRODUCT IDENTIFICATION SYSTEM

PART	г <u>NO</u> .	-XX	Х	/X)	x xxx				Exa	amples
			T			Pattern:	•	I Requirements	a)	PIC12C508-04/P Commercial Temp.,
				L		Package:	SM P	= 200 mil SOIC = 300 mil PDIP		PDIP Package, 4 MHz, normal VDD limits
									b)	PIC12C508-04I/SM Industrial Temp., SOIC
			L			Temperature Range:	Ī	= $0^{\circ}C$ to +70°C = -40°C to +85°C		package, 4 MHz, normal VDD limits
						Frequency Range:	04	= 4 MHz	c)	PIC12C509-04I/P Industrial Temp., PDIP package, 4 MHz, normal VDD limits
						Device	PIC120 PIC120 PIC120 PIC120			

Please contact your local sales office for exact ordering procedures.

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277 *Technical Support:* 602 786-7627 *Web:* http://www.microchip.com/

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770 640-0034 Fax: 770 640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 214 991-7177 Fax: 214 991-8588

Dayton

Microchip Technology Inc. Suite 150 Two Prestige Place Miamisburg, OH 45342 Tel: 513 291-1654 Fax: 513 291-9175

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92715 Tel: 714 263-1888 Fax: 714 263-1338

AMERICAS (continued) New York

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335 San Jose Microchip Technology Inc. 2107 North First Street. Suite 590 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955 Toronto Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905 405-6279 Fax: 905 405-6253

ASIA/PACIFIC

Hong Kong

Microchip Technology Rm 3801B, Tower Two Metroplaza, 223 Hing Fong Road, Kwai Fong, N.T., Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431

Korea

Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea Tel: 82 2 554 7200 Fax: 82 2 558 5934

Singapore

Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65 334 8870 Fax: 65 334 8850

Taiwan

Microchip Technology 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 1 628 850303 Fax: 44 1 628 850178

France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy - France Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041, Agrate Brianza, Milan Italy Tel: 39 39 689 9939 Fax: 39 39 689 9883

JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122

5/10/96



All rights reserved. © 1996, Microchip Technology Incorporated, USA

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warrantly is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights are served. All other trademarks mentioned herein are the property of their respective companies.

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.